This Article 
 Bibliographic References 
 Add to: 
Systolic Super Summation with Reduced Hardware
March 1992 (vol. 41 no. 3)
pp. 339-342

A systolic super summer is a cellular apparatus for summing floating-point numbers. The apparatus receives floating-point summands, converting them to fixed-point within a sieve-like cellular array. The emerging fixed-point numbers are summed in a pipelined array of long accumulators. An improved design is presented for the summer's sieve. Although the new sieve is structurally simpler and uses less hardware, the throughput per unit area is the same as that for the previously designed sieve. The new sieve's architectural regularity makes it ideal for implementation in VLSI circuit technology.

[1] G. Bohlender and U. W. Kulisch, "Features of a hardware implementation of an optimal arithmetic," inA New Approach to Scientific Computation, U. W. Kulisch and W. L. Miranker, Ed., New York: Academic, 1983.
[2] P. R. Cappello and W. L. Miranker, "Systolic super summation,"IEEE Trans. Comput., vol. 37, pp. 657-677, June 1988.
[3] P. R. Cappello and W. L. Miranker, "Systolic super summation," Tech. Rep. RC 11826, IBM, Apr. 1987.
[4] IBM,High Accuracy Arithmetic, Subroutine Library, General Information Manual, Program 5664-185.
[5] IBM,High Accuracy Arithmetic, Subroutine Library, Program Description and User's Guide, Publication GC 33-6163.
[6] R. Kirchner and U. W. Kulisch, "Arithmetic for vector processors," inProc. 8th Symp. Comput. Arithmetic, M. J. Irwin and R. Stefanelli, Eds., IEEE Computer Society Press, Como, Italy, May 1987, pp. 256-269.
[7] U. W. Kulisch and W. L. Miranker, "The arithmetic of the digital computer,"SIAM Rev.vol. 28, no. 1, pp. 1-40, Mar. 1986.
[8] U. W. Kulisch and W. L. Miranker,Computer Arithmetic in Theory and Practice. New York: Academic, 1981.
[9] H. Leuprecht and W. Oberaigner, "Parallel algorithms for the rounding exact summation of floating point numbers,"Computing, vol. 28, 1982.

Index Terms:
systolic super summation; reduced hardware; cellular apparatus; floating-point numbers; sieve-like cellular array; fixed-point numbers; pipelined array; architectural regularity; VLSI circuit technology; digital arithmetic; systolic arrays.
P.R. Cappello, W.L. Miranker, "Systolic Super Summation with Reduced Hardware," IEEE Transactions on Computers, vol. 41, no. 3, pp. 339-342, March 1992, doi:10.1109/12.127445
Usage of this product signifies your acceptance of the Terms of Use.