This Article 
 Bibliographic References 
 Add to: 
Fault Diagnosis and Spare Allocation for Yield Enhancement in Large Reconfigurable PLAs
February 1992 (vol. 41 no. 2)
pp. 221-226

Reconfigurable logic and memory structures are an important means of increasing manufacturing yield as both circuit density and chip size continue to increase. Yield enhancement through reconfiguration, however, necessarily relies on accurate diagnosis of fault locations. Although a substantial body of literature exists concerning testing of logic arrays, little is known regarding diagnosis of the specific locations of multiple faults in such arrays. In the paper a fault diagnosis algorithm is presented for large programmable logic arrays (PLAs).

[1] W. R. Moore, "A review of fault-tolerant techniques for the enhancement of integrated circuit yield,"Proc. IEEE, vol. 74, pp. 684-698, May 1986.
[2] C. L. Wey, M. K. Vai, and F. Lombardi, "On the design of a redundant programmable logic array (RPLA),"IEEE J. Solid-State Circuits, vol. SC-22, pp. 114-117, Feb. 1987.
[3] C. L. Wey, "On yield consideration for the design of redundant programmable logic arrays,"IEEE Trans. Comput.-Aided Design of Integrated Circuits and Syst., vol. 7, pp. 528-535, Apr. 1988.
[4] N. Wehn, M. Glesner, K. Caesar, P. Mann, and A. Roth, "A defect-tolerant and fully testable PLA," inProc. 25th Design Automat. Conf., 1988, pp. 22-27.
[5] P. Genestier,C. Jay, and G. Saucier, "A reconfigurable microprocessor for wafer scale integration," inProc. IFIP Workshop WSI, North Holland, 1986, pp. 13-29.
[6] M. Demjanenko and S. J. Upadhyaya, "Dynamic techniques for yield enhancement of field programmable logic arrays," inProc. Int. Test Conf., 1988, pp. 485-491.
[7] J. Khakbaz, "A testable PLA design with low overhead and high fault coverage,"IEEE Trans. Comput., vol. C-33, pp. 743-745, Aug. 1984.
[8] N. N. Biswas and J. Jacob, "A testable PLA design with minimal hardware and test set," inProc. Int. Test Conf., 1985, pp. 583-588.
[9] H. Fujiwara, "A new PLA design for universal testability,"IEEE Trans. Comput., vol. C-33, pp. 745-750, Aug. 1984.
[10] S. Y. Kuo and W. K. Fuchs, "Efficient spare allocation in reconfigurable arrays,"IEEE Design and Test, pp. 24-31, Feb. 1987.
[11] W. Maly, "Fault models for NMOS programmable logic arrays," inProc. IEEE Custom Integrated Circuits Conf., 1986, pp. 467-470.
[12] S. Y. Kuo and W. K. Fuchs, "Spare allocation and reconfiguration in large area VLSI," inProc. 25th ACM/IEEE Design Automat. Conf., 1988, pp. 609-612.
[13] R. Treuer, H. Fujiwara, and V. K. Agarwal, "Implementing a built-in self-test PLA design,"IEEE Design and Test, vol. 2, pp. 37-48, Apr. 1985.
[14] H-F.S. Law and M. Shoji, "PLA design for the BELLMAC-32A microprocessor," inProc. Int. Conf. Circuits and Comput., 1982, pp. 161-164.
[15] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuit yield statistics,"Proc. IEEE, vol. 71, pp. 453-470, Apr. 1983.

Index Terms:
reconfigurable logic; reconfigurable PLAs; fault location; spare allocation; yield enhancement; memory structures; manufacturing yield; circuit density; chip size; multiple faults; fault diagnosis algorithm; programmable logic arrays; circuit reliability; computational complexity; fault tolerant computing; logic arrays.
Sy-Yen Kuo, W.K. Fuchs, "Fault Diagnosis and Spare Allocation for Yield Enhancement in Large Reconfigurable PLAs," IEEE Transactions on Computers, vol. 41, no. 2, pp. 221-226, Feb. 1992, doi:10.1109/12.123398
Usage of this product signifies your acceptance of the Terms of Use.