|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| K.A. Schueller, J.T. Butler, "On the Design of Cost-Tables for Realizing Multiple-Valued Circuits," IEEE Transactions on Computers, vol. 41, no. 2, pp. 178-189, February, 1992. | |||
| BibTex | x | ||
| @article{ 10.1109/12.123394, author = {K.A. Schueller and J.T. Butler}, title = {On the Design of Cost-Tables for Realizing Multiple-Valued Circuits}, journal ={IEEE Transactions on Computers}, volume = {41}, number = {2}, issn = {0018-9340}, year = {1992}, pages = {178-189}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.123394}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - On the Design of Cost-Tables for Realizing Multiple-Valued Circuits IS - 2 SN - 0018-9340 SP178 EP189 EPD - 178-189 A1 - K.A. Schueller, A1 - J.T. Butler, PY - 1992 KW - performance analysis; minimal cost-tables; multiple-valued logic circuits; iterative; good table; heuristics; linear cost; cost function; iterative methods; logic circuits; logic design; many-valued logics. VL - 41 JA - IEEE Transactions on Computers ER - | |||
A heuristic is proposed for finding minimal cost-tables, for use in the design of multiple-valued logic circuits. It is an iterative approach, in which a good table of size t is composed of a good table of size t-1, etc. The authors analyze its performance, comparing it with three other heuristics. The importance of finding good cost-tables is demonstrated by an analysis that shows there is a wide variation in both cost-table performance and in the performance of heuristics for generating cost-tables. A study is made of linear cost, a general cost function of which two previously studied cost functions are special cases. It is shown that the minimal cost-table using one of the (infinitely many) linear cost functions is identical to a minimal cost-table using any other linear cost function. Two additional results on cost-table design are given.
[1] M. H. Abd-El Barr, "Design of multi-valued circuits for CCD and MOS implementation," Ph.D. dissertation, Univ. of Toronto, Toronto, Ont., Canada, 1986.
[2] M. H. Abd-El Barr, Z. G. Vranesic, and S. C. Zaky, "Synthesis of MVL functions for CCD implementations," inProc. 16th Int. Symp. Multiple-Valued Logic, May 1986, pp. 116-127.
[3] M. H. Abd-El Barr, T. D. Hoang, and Z. G. Vranesic, "The incremental-cost approach for synthesis of CCD 4-valued unary functions," inProc. 18th Int. Symp. Multiple-Valued Logic, May 1988.
[4] C. M. Allen and D. D. Givone, "A minimization technique for multiple-valued logic systems,"IEEE Trans. Comput., vol. C-17, pp. 182-184, Feb. 1968.
[5] J. T. Butler and K. A. Schueller, "On the equivalence of cost functions in the design of circuits by costtable,"IEEE Trans. Comput., vol. C-39, pp. 842-845, June 1990.
[6] H. G. Kerkhoff and M. L. Tervoert, "Multiple-valued logic charge coupled devices,"IEEE Trans. Comput., vol. C-30, pp. 644-652, Sept. 1981.
[7] H. G. Kerkhoff and H. A. J. Robroek, "The logic design of multiple-valued logic functions using charge-coupled devices," inProc. 12th Int. Symp. Multiple-Valued Logic, Paris, France, May 1982, pp. 35-44.
[8] J.-K. Lee and J. T. Butler, "Tabular methods for the design of CCD multiple-valued logic," inProc. 13th Int. Symp. Multiple-Valued Logic, Kyoto, Japan, May 1983, pp. 162-170.
[9] D.M. Miller and J.C. Muzio, "On the minimization of many-valued functions," inProc. 9th Int. Symp. Multiple-Valued Logic, Bath, England, May 1979, pp. 294-299.
[10] S. Onneweer, H. G. Kerkhoff, and J. T. Butler, "Structural computer-aided design of current-mode CMOS logic circuits," inProc. 18th Int. Symp. Multiple-Valued Logic, May 1988, pp. 21-30.
[11] H. A. J. Robroek, "The synthesis of MVL-CCD circuits," M.Sc. Rep. 12.3936, Twente Univ. of Technology, Enschede, The Netherlands, Dec. 1981.
[12] K. A. Schueller, "The costtable approach to the logic design of multiple valued logic circuits," Ph.D. dissertation, Northwestern Univ., Evanston, IL, Aug. 1987.
[13] K. A. Schueller, P. P. Tirumalai, and J. T. Butler, "An analysis of the costtable approach to the design of multiple-valued circuits," inProc. 16th Int. Symp. Multiple-Valued Logic, Blacksburg, VA, May 1986, pp. 42-50.
[14] K. A. Schueller and J. T. Butler, "The costtable problem is NP-complete," inProc. 28th Annu. Allerton Conf. Commun., Contr., and Comput., Oct. 1990, pp. 948-957.
[15] W. R. Smith III, "Minimization of multivalued functions," inComputer Science and Multiple-Valued Logic, D. C. Rine, Ed. New York: North Holland, 1977, pp. 221-261.
[16] P. P. Tirumalai, "Four-valued logic CCD programmable logic arrays," M.S. thesis, Northwestern Univ., Evanston, IL, June 1984.