This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model
October 1991 (vol. 40 no. 10)
pp. 1133-1148

The authors present a novel approach to the test generation problem for a more general class of two-dimensional iterative logic arrays (ILAs) than considered by previous researchers. For certain ILAs it is possible to find a test set whose size remains fixed irrespective of the size of the ILA, while for others it varies with array size. Given an arbitrary ILA cell truth table and a cell interconnection structure, the goal is to determine if a fixed-size test can be found. If not, then a test set whose size grows as slowly as possible with the size of the array should be found. The authors propose a new model, called the n-cube of cell states model, for representing the cell truth table and interconnection structure. The test generation problem is shown to be related to certain properties of cycles in a set of graphs obtained from this model. By careful analysis of these cycles, efficient testing schedules can be obtained. The proposed technique can be applied to unilateral as well as regular bilateral ILAs in which the bilateral direction of signal flow are restricted to lie along the horizontal axis.

[1] H. Elhuni, A. Vergis, and L. Kinney, "C-testability of two-dimensional iterative arrays,"IEEE Trans. Comput.-Aided Design, vol. CAD-5, no. 4, pp. 573-581, Oct. 1986.
[2] A. D. Friedman, "Easily testable iterative systems,"IEEE Trans. Comput., vol. C-22, no. 12, pp. 1061-1064, Dec. 1973.
[3] F. J. O. Dias, "Truth table verification of an iterative logic array,"IEEE Trans. Comput., vol. C-25, no. 6, pp. 605-612, June 1976.
[4] W. H. Kautz, "Testing for faults in combinational cellular logic arrays," inProc. 8th Annu. Symp. Switching and Automata Theory, pp. 161-174, 1967.
[5] R. Parthasarthy and S. M. Reddy, "A testable design of iterative logic arrays,"IEEE Trans. Comput., vol. C-30, no. 11, pp. 833-841, Nov. 1981.
[6] W. T. Cheng, "Testing and error detection in iterative logic arrays," Ph.D. dissertation, 1985.
[7] S. C. Seth, "Fault diagnosis of combinational cellular arrays," inProc. 7th Annu. Conf. Circuit Syst. Theory, Oct. 1969, pp. 272-283.
[8] P. R. Menon and A. D. Friedman, "Fault detection in iterative logic arrays,"IEEE Trans. Comput., vol. C-20, no. 5, pp. 524-535, May 1971.
[9] C. H. Sung and C. L. Coates, "Tessellation aspect of combinational cellular array testing,"IEEE Trans. Comput., vol. C-23, no. 4, pp. 363-368, Apr. 1974.
[10] A. D. Friedman and P. R. Menon,Fault Detection in Digital Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1971.
[11] J. P. Shen and F. J. Ferguson, "The design of easily testable array multipliers,"IEEE Trans. Comput., vol. C-33, no. 6, pp. 554-560, June 1984.
[12] F. C. Hennie,Finite State Models for Logical Machines. Englewood Cliffs, NJ: Prentice-Hall, July 1968.
[13] A. Chatterjee and J. A. Abraham, "NCUBE: An automatic test generation program for iterative logic arrays," inProc. International Conf. Compuer-Aided Design, Santa Clara, CA, Nov. 1988, pp. 428-431.
[14] A. Vergis and K. Steiglitz, "Testability conditions for bilateral arrays of combinational cells,"IEEE Trans. Comput., vol. C-35, no. 1, pp. 13-22, Jan. 1986.
[15] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits,"IEEE Trans. Comput., vol. C-30, no. 3, pp. 215-222, Mar. 1981.
[16] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[17] A. Chatterjee and J. A. Abraham, "Test generation for arithmetic units by graph labeling," inProc. 17th Int. Symp. Fault Tolerant Comput., Pittsburgh, PA, July 1987, pp. 284-289.

Index Terms:
N-cube; cell states model; test generation; two-dimensional iterative logic arrays; test set; ILA cell truth table; cell interconnection structure; graphs; bilateral direction; signal flow; horizontal axis; automatic testing; integrated circuit testing; logic arrays; logic testing.
Citation:
A. Chatterjee, J.A. Abraham, "Test Generation for Iterative Logic Arrays Based on an N-Cube of Cell States Model," IEEE Transactions on Computers, vol. 40, no. 10, pp. 1133-1148, Oct. 1991, doi:10.1109/12.93746
Usage of this product signifies your acceptance of the Terms of Use.