
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
A. Chatterjee, J.A. Abraham, "Test Generation for Iterative Logic Arrays Based on an NCube of Cell States Model," IEEE Transactions on Computers, vol. 40, no. 10, pp. 11331148, October, 1991.  
BibTex  x  
@article{ 10.1109/12.93746, author = {A. Chatterjee and J.A. Abraham}, title = {Test Generation for Iterative Logic Arrays Based on an NCube of Cell States Model}, journal ={IEEE Transactions on Computers}, volume = {40}, number = {10}, issn = {00189340}, year = {1991}, pages = {11331148}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.93746}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Test Generation for Iterative Logic Arrays Based on an NCube of Cell States Model IS  10 SN  00189340 SP1133 EP1148 EPD  11331148 A1  A. Chatterjee, A1  J.A. Abraham, PY  1991 KW  Ncube; cell states model; test generation; twodimensional iterative logic arrays; test set; ILA cell truth table; cell interconnection structure; graphs; bilateral direction; signal flow; horizontal axis; automatic testing; integrated circuit testing; logic arrays; logic testing. VL  40 JA  IEEE Transactions on Computers ER   
The authors present a novel approach to the test generation problem for a more general class of twodimensional iterative logic arrays (ILAs) than considered by previous researchers. For certain ILAs it is possible to find a test set whose size remains fixed irrespective of the size of the ILA, while for others it varies with array size. Given an arbitrary ILA cell truth table and a cell interconnection structure, the goal is to determine if a fixedsize test can be found. If not, then a test set whose size grows as slowly as possible with the size of the array should be found. The authors propose a new model, called the ncube of cell states model, for representing the cell truth table and interconnection structure. The test generation problem is shown to be related to certain properties of cycles in a set of graphs obtained from this model. By careful analysis of these cycles, efficient testing schedules can be obtained. The proposed technique can be applied to unilateral as well as regular bilateral ILAs in which the bilateral direction of signal flow are restricted to lie along the horizontal axis.
[1] H. Elhuni, A. Vergis, and L. Kinney, "Ctestability of twodimensional iterative arrays,"IEEE Trans. Comput.Aided Design, vol. CAD5, no. 4, pp. 573581, Oct. 1986.
[2] A. D. Friedman, "Easily testable iterative systems,"IEEE Trans. Comput., vol. C22, no. 12, pp. 10611064, Dec. 1973.
[3] F. J. O. Dias, "Truth table verification of an iterative logic array,"IEEE Trans. Comput., vol. C25, no. 6, pp. 605612, June 1976.
[4] W. H. Kautz, "Testing for faults in combinational cellular logic arrays," inProc. 8th Annu. Symp. Switching and Automata Theory, pp. 161174, 1967.
[5] R. Parthasarthy and S. M. Reddy, "A testable design of iterative logic arrays,"IEEE Trans. Comput., vol. C30, no. 11, pp. 833841, Nov. 1981.
[6] W. T. Cheng, "Testing and error detection in iterative logic arrays," Ph.D. dissertation, 1985.
[7] S. C. Seth, "Fault diagnosis of combinational cellular arrays," inProc. 7th Annu. Conf. Circuit Syst. Theory, Oct. 1969, pp. 272283.
[8] P. R. Menon and A. D. Friedman, "Fault detection in iterative logic arrays,"IEEE Trans. Comput., vol. C20, no. 5, pp. 524535, May 1971.
[9] C. H. Sung and C. L. Coates, "Tessellation aspect of combinational cellular array testing,"IEEE Trans. Comput., vol. C23, no. 4, pp. 363368, Apr. 1974.
[10] A. D. Friedman and P. R. Menon,Fault Detection in Digital Circuits. Englewood Cliffs, NJ: PrenticeHall, 1971.
[11] J. P. Shen and F. J. Ferguson, "The design of easily testable array multipliers,"IEEE Trans. Comput., vol. C33, no. 6, pp. 554560, June 1984.
[12] F. C. Hennie,Finite State Models for Logical Machines. Englewood Cliffs, NJ: PrenticeHall, July 1968.
[13] A. Chatterjee and J. A. Abraham, "NCUBE: An automatic test generation program for iterative logic arrays," inProc. International Conf. CompuerAided Design, Santa Clara, CA, Nov. 1988, pp. 428431.
[14] A. Vergis and K. Steiglitz, "Testability conditions for bilateral arrays of combinational cells,"IEEE Trans. Comput., vol. C35, no. 1, pp. 1322, Jan. 1986.
[15] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits,"IEEE Trans. Comput., vol. C30, no. 3, pp. 215222, Mar. 1981.
[16] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[17] A. Chatterjee and J. A. Abraham, "Test generation for arithmetic units by graph labeling," inProc. 17th Int. Symp. Fault Tolerant Comput., Pittsburgh, PA, July 1987, pp. 284289.