This Article 
 Bibliographic References 
 Add to: 
Analysis of Detection Capability of Parallel Signature Analyzers
September 1991 (vol. 40 no. 9)
pp. 1075-1081

A rigorous mathematical analysis is presented to identify error conditions under which aliasing can occur for several common types of serial signature analyzers (SSAs) and parallel signature analyzers (PSAs). The PSAs are faster and require less hardware than the SSAs; however, for PSAs some double errors are a special cause of concern. Such aliasing errors are analyzed and it is shown that PSA pairs can be identified for which these errors are disjoint. Novel reconfigurable PSA designs are presented which use a two-signature scheme to detect all double errors.

[1] D. K. Bhavsar and R. W. Heckelman, "Self-testing by polynomial division," inProc. Int. Test Conf., Oct. 1981, pp. 208-216.
[2] L. Ward and E. J. McCluskey, "Condensed linear feedback shift register (LFSR) testing--A pseudo exhaustive test technique,"IEEE Trans. Comput., vol. C-35, no. 4, pp. 367-370, Apr. 1986.
[3] K. K. Saluja and M. Karpovsky, "Testing computer hardware through data compression in space and time," inProc. Int. Test Conf., Oct. 1983, pp. 83-88.
[4] S. Z. Hassan, D. J. Lu, and E. J. McCluskey, "Parallel signature analyzers--Detection capability and extensions," inProc. COMPCON Spring '83, Feb. 1983, pp. 440-445.
[5] B. Jin and Y. Min, "Alias rate of parallel signature analyzers," inProc. Forth Nat. Conf. CAD, Zhang Zhou, China, 1986.
[6] S. Z. Hassan and E. J. McCluskey, "Increased fault coverage through multiple signatures," inProc. 14th Fault-Tolerant Comput. Symp., Kissimmee, FL, June 1984.
[7] A. Raghemi-Azar and P. C. Maxwell, "Suitable polynomial for aliasing reduction by test vector reversal in signature analyzers,"Electron. Lett., vol. 22, p. 958, June 1986.
[8] T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, "Aliasing errors in signature analysis registers,"IEEE Design Test, Apr. 1987.
[9] S. K. Gupta and D. K. Pradhan, "A new framework for designing analyzing BIST techniques: Computation of aliasing probability," inProc. ITC, 1988.
[10] J. E. Smith, "Measures of the effectiveness of fault signature analysis,"IEEE Trans. Comput., vol. C-29, pp. 510-514, June 1980.
[11] L. Shen and S. Y. H. Su, "Parallel signature analyzers with external XOR gates," inProc. 1986 Nat. Test Conf., Beijing, China, 1986.
[12] Y. Min, Y. K. Malaiya, and B. P. Jin, "Enhancing detection capability of signature analyzers," Tech. Rep. FTC-86-AD, Dep. Comput. Sci., Colorado State Univ., Dec. 1986.
[13] P. C. Maxwell, "Comparative analysis of different implementations of multiple-input signature analyzers,"IEEE Trans. Comput., vol. 37, pp. 1411-1414, 1988.
[14] T. Sridhar, D. S. Ho, T. J. Powell, and S. M. Thatte, "Analysis and simulation of parallel signature analyzers," inProc. IEEE Int. Test Conf., Nov. 1982, pp. 656-661.
[15] K. Iwasaki, N. Yamaaguchi, and T. Nishimuki, "Analysis and proposal of signature circuit for LSI testing," inProc. ITC, Sept. 1987, pp. 517-522.
[16] A. Ivanov and V. Agarwal, "On a fast method to monitor the behavior of signature analysis registers," inProc. ITC, Sept. 1987, pp. 645-655.

Index Terms:
parallel signature analyzers; serial signature analyzers; PSAs; aliasing errors; two-signature scheme; data compression; error detection codes; logic testing.
Y. Min, Y.K. Malaiya, B. Jin, "Analysis of Detection Capability of Parallel Signature Analyzers," IEEE Transactions on Computers, vol. 40, no. 9, pp. 1075-1081, Sept. 1991, doi:10.1109/12.83655
Usage of this product signifies your acceptance of the Terms of Use.