This Article 
 Bibliographic References 
 Add to: 
Increased Throughput for the Testing and Repair of RAMs with Redundancy
February 1991 (vol. 40 no. 2)
pp. 154-166

The problem of determining whether a redundant random-access memory (RRAM) containing faulty memory cells can be repaired with spare rows and columns is discussed. The approach is to increase the number of working RRAMs manufactured per unit time, rather than per wafer, by presenting a computationally efficient algorithm for detecting unrepairability, a computationally efficient algorithm for optimal repair for special patterns of faulty memory cells and online algorithms that can find an optimal repair or else detect unrepairability during memory testing, aborting unnecessary testing. Experimental validation of the approach is given that is based on industrial device fabrication data.

[1] R. P. Cenker, D. G. Clemons, W.P. Huber, J. P. Petrizzi, F. J. Procyk, and G. M. Trout, "A fault-tolerant 64K dynamic random-access memory,"IEEE Trans. Electron Devices, vol. ED-26, no. 6, pp. 853-860, June 1979.
[2] IEEE 1981 ISSCC Dig. Tech. Papers, Session VIII: Memories and Redundancy Techniques, pp. 80-89.
[3] R. T. Smith, J. D. Chlipala, J. F. M. Bindels, R. G. Nelson, F. H. Fischer, and T.F. Mantz, "Laser programmable redundancy and yield improvement in a 64K DRAM,"IEEE J. Solid-State Circuits, vol. SC-16, no. 5, pp. 506-514, Oct. 1981.
[4] C. A. Benevit, J. M. Cassard, K. J. Dimmler, A. C. Dumbri, M. G. Mound, F. J. Procyk, W. Rosenzweig, and A. W. Yanof, "A 256K dynamic random-access memory,"IEEE J. Solid-State Circuits, vol. SC-17, no. 5, pp. 857-862, Oct. 1982.
[5] Y. Hayasaka, K. Shimotori, and K. Okada, "Testing system for redundant memory," inProc. 1982 IEEE Int. Test Conf., pp. 240-244.
[6] D. M. Stewart, "Production test and repair of 256K dynamic RAMs with redundancy," inProc. 1983 IEEE Int. Test Conf., pp. 471-474.
[7] Y. Okajima, K. Toyoda, T. Awaya, K. Tanaka, and Y. Nakamura, "64Kb ECL RAM with redundancy," inIEEE 1985 ISSCC Dig. Tech. Papers, pp. 48-49.
[8] R.C. Evans, "Testing repairable RAMs and mostly good memories," inProc. 1981 IEEE Int. Test Conf., pp. 49-55.
[9] B. Tarr, D. Boudreau, and R. Murphy, "Defect analysis system speeds test and repair of redundant memories,"Electronics, pp. 175-179, Jan. 12, 1984.
[10] J.R. Day, "A fault-driven comprehensive redundancy algorithm,"IEEE Design and Test, pp. 35-44, June 1985.
[11] C.-L. Wey and F. Lombardi, "On the repair of redundant RAM's,"IEEE Trans. Comput.-Aided Design, vol. CAD-6, no. 2, pp. 222-231, Mar. 1987.
[12] F. Lombardi and W. K. Huang, "Approaches for the repair of VLSI/WSI RRAMs by row/column deletion," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 342-347.
[13] S.-Y. Kuo and W. K. Fuchs, "Efficient spare allocation in reconfigurable arrays," inProc. 1986 ACM/IEEE Design Automat. Conf., pp. 385-390. Also inIEEE Design and Test, vol. 4, no. 1, pp. 24-31, Feb. 1987.
[14] N. Hasan and C. L. Liu, "Minimum fault coverage in reconfigurable arrays," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 348-353.
[15] P. Mazumder and J.-S. Yih, "Neural computing for built-in self-repair of embedded memory arrays," inProc. 19th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-19), June 1989, pp. 480-487.
[16] R.T. Smith and J.D. Chlipala, personal communication, Sept. 1986.
[17] M. R. Garey and D. S. Johnson,Computers and Intractability: A Guide to Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
[18] J. A. Bondy and U. S. R. Murty,Graph Theory with Applications. New York: North Holland, 1976.
[19] J. E. Hopcroft and R. M. Karp, "Ann2.5algorithm for maximum matchings in bipartite graphs,"SIAM J. Comput., vol. 2, no. 4, pp. 225-231, Dec. 1973.
[20] D. S. Johnson and K. A. Niemi, "On knapsacks, partitions, and a new dynamic programming technique for trees,"Math. Oper. Res., vol. 8, no. 1, pp. 1-14, Feb. 1983.
[21] A. V. Aho, M. R. Garey, and J. D. Ullman, "The transitive reduction of a directed graph,"SIAM J. Comput., vol. 1, no. 2, pp. 131-137, June 1972.
[22] M. S. Abadir and H. K. Reghbati, "Functional testing of semiconductor random access memories,"Comput. Surveys, vol. 15, no. 3, pp. 175-198, Sept. 1983.

Index Terms:
testing; repair; redundancy; redundant random-access memory; RRAM; faulty memory cells; computationally efficient algorithm; unrepairability; computationally efficient algorithm; optimal repair; faulty memory cells; online algorithms; memory testing; industrial device fabrication data; integrated circuit testing; integrated memory circuits; random-access storage.
R.W. Haddad, A.T. Dahbura, A.B. Sharma, "Increased Throughput for the Testing and Repair of RAMs with Redundancy," IEEE Transactions on Computers, vol. 40, no. 2, pp. 154-166, Feb. 1991, doi:10.1109/12.73586
Usage of this product signifies your acceptance of the Terms of Use.