This Article 
 Bibliographic References 
 Add to: 
A Simulation-Based Method for Generating Tests for Sequential Circuits
December 1990 (vol. 39 no. 12)
pp. 1456-1463

In a recent work of the authors (1987), a simulation-based directed search approach for generating test vectors for combinational circuits was proposed. In this method, the search for a test vector is guided by a cost function computed by the simulator. Event-driven simulation deals with circuit delays in a very natural manner. Signal controllability information required for the cost function is incorporated in a new form of logic model called the threshold-value model. These concepts are extended to meet the needs of sequential circuit test generation. Such extensions include handling of unknown values, analysis of feedback loops, and analysis of race conditions in the threshold-value model. A threshold-value sequential test generation program, TVSET, is implemented. It automatically initializes the circuit and generates race-free tests for synchronous and asynchronous circuits.

[1] K. T. Cheng and V. D. Agrawal, "A simulation-based directed-search method for test generation," inProc. Int. Conf. Comput. Design (ICCD'87), Port Chester, NY, Oct. 1987, pp. 48-51.
[2] J. P. Roth, W. G. Bouricius, and P. R. Schneider, "Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits,"IEEE Trans. Electron. Comput., vol. EC-16, pp. 567-580, Oct. 1967.
[3] P. Goel, "An implicit enumeration algorithm to generate tests for combinational logic circuits,"IEEE Trans. Comput., vol. C-30, pp. 215-222, Mar. 1981.
[4] H. Kubo, "A procedure for generating test sequences to detect sequential circuit failures,"NEC J. Res. Develop., vol. 12, pp. 69-78, Oct. 1968.
[5] P. Muth, "A nine-value circuit model for test generation,"IEEE Trans. Comput., vol. C-25, pp. 630-636, June 1976.
[6] T. J. Snethen, "Simulator-oriented fault test generator," inProc. Design Auto. Conf., 1977, pp. 88-93.
[7] S. Nitta, K. Kawamura, and K. Hirabayashi, "Test generation by activation and defect drive (TEGAD),"Integration, VLSI J., vol. 3, pp. 3-12, Mar. 1985.
[8] E. G. Ulrich and T. Baker, "Concurrent simulation of nearly identical digital networks,"IEEE Comput. Mag., vol. 7, pp. 39-44, Apr. 1974.
[9] Y. Takamatsu and K. Kinoshita, "CONT: A concurrent test generation algorithm," inDig. Papers, Fault-Tolerant Comput. Symp. (FTCS), Pittsburgh, PA, July 1987, pp. 22-27.
[10] S. Mallela and S. Wu, "A sequential circuit test generation system," inProc. Int. Test Conf., Philadelphia, PA, Nov. 1985, pp. 57-61.

Index Terms:
synchronous circuits; simulation-based method; generating tests; sequential circuits; combinational circuits; logic model; threshold-value model; TVSET; race-free tests; asynchronous circuits; combinatorial circuits; logic testing; sequential circuits.
K.-T. Cheng, V.D. Agrawal, E.S. Kuh, "A Simulation-Based Method for Generating Tests for Sequential Circuits," IEEE Transactions on Computers, vol. 39, no. 12, pp. 1456-1463, Dec. 1990, doi:10.1109/12.61065
Usage of this product signifies your acceptance of the Terms of Use.