
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
B. Bose, "Group Theoretic Signature Analysis," IEEE Transactions on Computers, vol. 39, no. 11, pp. 13981403, November, 1990.  
BibTex  x  
@article{ 10.1109/12.61051, author = {B. Bose}, title = {Group Theoretic Signature Analysis}, journal ={IEEE Transactions on Computers}, volume = {39}, number = {11}, issn = {00189340}, year = {1990}, pages = {13981403}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.61051}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Group Theoretic Signature Analysis IS  11 SN  00189340 SP1398 EP1403 EPD  13981403 A1  B. Bose, PY  1990 KW  builtin selftest; datacompression techniques; grouptheoretic signature analysis; testing; logic network; fault coverage; accumulator compression testing; processor environments; builtin self test; data compression; logic circuits; logic testing. VL  39 JA  IEEE Transactions on Computers ER   
A new class of datacompression techniques called grouptheoretic signature analysis (GTSA) for testing a logic network is proposed, and the fault coverage of the method is analyzed. This method is a generalization of accumulator compression testing. Builtinselftest for processor environments is feasible with GTSA.
[1] J. P. Hayes, "Transition count testing of combinational logic circuits,"IEEE Trans. Comput., pp. 613620, June 1976.
[2] J. P. Hayes, "Check sum test method," inProc. FTCS6, June 1976, pp. 114119.
[3] K. P. Parker, "Compact testing: Testing with compressed data," inProc. FTCS6, June 1976, pp. 9398.
[4] S. M. Reddy, "A note on testing logic circuits by transition counting,"IEEE Trans. Comput., pp. 313314, Mar. 1977.
[5] S. C. Seth, "Data compression techniques in logic testing: An extension of transition counts,"J. Design Automat. Fault Tolerant Comput., vol. 1, pp. 99114, Feb. 1977.
[6] J. P. Hayes, "Generation of optimal transition count tests,"IEEE Trans. Comput., pp. 3641, Jan. 1978.
[7] H. Fujiwara and K. Kinoshita, "Testing logic circuits with compressed data," inProc. FTCS8, June 1978, pp. 108113.
[8] J. Savir, "Syndrome testable design of combinational circuits,"IEEE Trans. Comput., pp. 442550, June 1980.
[9] V. K. Agarwal, "Increasing effectiveness of builtin testing by output data modification," inProc. FTCS13, June 1983, pp. 227234.
[10] R. A. Frohwerk, "Signature analysis: A new digital field service method,"HewlettPackard J., pp. 28, May 1977.
[11] N. Benowitzet al., "An advanced fault isolation system for digital logic,"IEEE Trans. Comput., pp. 489497, May 1975.
[12] R. David, "Feedback shift register testing," inProc. FTCS8, June 1978, pp. 103107.
[13] J. E. Smith, "Measures of effectiveness of fault signature analysis,"IEEE Trans. Comput., pp. 510514, June 1980.
[14] J. L. Carter, "The theory of signature testing for VLSI," inProc. 14th Annu. ACM. Symp. Theory Comput., 1982, pp. 6676.
[15] T. Shridhar, D. S. Ho, T. J. Powell, and S. M. Thatte, "Analysis and simulation of parallel signature analyzers," inProc. Int. Test. Conf., Oct. 1982. pp. 656661.
[16] S. Z. Hassan and E. J. McCluskey, "Increased fault coverage through multiple signature," inProc. FTCS14, June 1984, pp. 354359.
[17] L. T. Wang and E. J. McCluskey, "A new condensed linear feedback shift register design for VLSI/system testing," inProc. FTCS14, June 1984, pp. 360365.
[18] R. David, "Signature analysis of multioutput circuits," inProc. FTCS14, June 1984, pp. 366371.
[19] D. K. Bhavsar and B. Krishnamurthy, "Can we eliminate fault escape in selftesting by polynomial division (signature analysis)," inProc. Int. Test Conf., Oct. 1984, pp. 134139.
[20] S. M. Reddy, K. K. Saluja, and M. Karpovsky, "A data compression technique for builtin self test,"IEEE Trans. Comput., vol. 37, no. 9, pp. 11511156, Sept. 1988.
[21] K. K. Saluja and M. Karpovsky, "Testing computer hardware through data compression in space and time," inProc. 1983 Int. Test Conf., Oct. 1983, pp. 8388.
[22] S. B. Akers, "A parity bit signature for exhaustive testing," inProc. 1986 Int. Test Conf., 1986, pp. 4853.
[23] N. R. Saxena and J. P. Robinson, "Accumulator compression testing,"IEEE Trans. Comput., vol. C35, no. 4, pp. 317321, Apr. 1986.
[24] S. J. Upadhyaya and K. K. Saluja, "Signature techniques in fault detection and location," inSpectral Techniques and Fault Detection, M. G. Karpovsky, Ed. New York: Academic, 1985.
[25] B. Bose, "Theory and design of unidirectional error codes," Ph.D. dissertation, Dep. Comput. Sci. Eng., Southern Methodist Univ., Dallas, TX, May 1980.
[26] F. J. MacWilliams and N. J. A. Sloane,The Theory of ErrorCorrecting Codes. Amsterdam: NorthHolland, 1977.
[27] R. J. McEliece,The Theory of Information and Coding. Reading, MA: AddisonWesley, 1977.