This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Group Theoretic Signature Analysis
November 1990 (vol. 39 no. 11)
pp. 1398-1403

A new class of data-compression techniques called group-theoretic signature analysis (GTSA) for testing a logic network is proposed, and the fault coverage of the method is analyzed. This method is a generalization of accumulator compression testing. Built-in-self-test for processor environments is feasible with GTSA.

[1] J. P. Hayes, "Transition count testing of combinational logic circuits,"IEEE Trans. Comput., pp. 613-620, June 1976.
[2] J. P. Hayes, "Check sum test method," inProc. FTCS-6, June 1976, pp. 114-119.
[3] K. P. Parker, "Compact testing: Testing with compressed data," inProc. FTCS-6, June 1976, pp. 93-98.
[4] S. M. Reddy, "A note on testing logic circuits by transition counting,"IEEE Trans. Comput., pp. 313-314, Mar. 1977.
[5] S. C. Seth, "Data compression techniques in logic testing: An extension of transition counts,"J. Design Automat. Fault Tolerant Comput., vol. 1, pp. 99-114, Feb. 1977.
[6] J. P. Hayes, "Generation of optimal transition count tests,"IEEE Trans. Comput., pp. 36-41, Jan. 1978.
[7] H. Fujiwara and K. Kinoshita, "Testing logic circuits with compressed data," inProc. FTCS-8, June 1978, pp. 108-113.
[8] J. Savir, "Syndrome testable design of combinational circuits,"IEEE Trans. Comput., pp. 442-550, June 1980.
[9] V. K. Agarwal, "Increasing effectiveness of built-in testing by output data modification," inProc. FTCS-13, June 1983, pp. 227-234.
[10] R. A. Frohwerk, "Signature analysis: A new digital field service method,"Hewlett-Packard J., pp. 2-8, May 1977.
[11] N. Benowitzet al., "An advanced fault isolation system for digital logic,"IEEE Trans. Comput., pp. 489-497, May 1975.
[12] R. David, "Feedback shift register testing," inProc. FTCS-8, June 1978, pp. 103-107.
[13] J. E. Smith, "Measures of effectiveness of fault signature analysis,"IEEE Trans. Comput., pp. 510-514, June 1980.
[14] J. L. Carter, "The theory of signature testing for VLSI," inProc. 14th Annu. ACM. Symp. Theory Comput., 1982, pp. 66-76.
[15] T. Shridhar, D. S. Ho, T. J. Powell, and S. M. Thatte, "Analysis and simulation of parallel signature analyzers," inProc. Int. Test. Conf., Oct. 1982. pp. 656-661.
[16] S. Z. Hassan and E. J. McCluskey, "Increased fault coverage through multiple signature," inProc. FTCS-14, June 1984, pp. 354-359.
[17] L. T. Wang and E. J. McCluskey, "A new condensed linear feedback shift register design for VLSI/system testing," inProc. FTCS-14, June 1984, pp. 360-365.
[18] R. David, "Signature analysis of multi-output circuits," inProc. FTCS-14, June 1984, pp. 366-371.
[19] D. K. Bhavsar and B. Krishnamurthy, "Can we eliminate fault escape in self-testing by polynomial division (signature analysis)," inProc. Int. Test Conf., Oct. 1984, pp. 134-139.
[20] S. M. Reddy, K. K. Saluja, and M. Karpovsky, "A data compression technique for built-in self test,"IEEE Trans. Comput., vol. 37, no. 9, pp. 1151-1156, Sept. 1988.
[21] K. K. Saluja and M. Karpovsky, "Testing computer hardware through data compression in space and time," inProc. 1983 Int. Test Conf., Oct. 1983, pp. 83-88.
[22] S. B. Akers, "A parity bit signature for exhaustive testing," inProc. 1986 Int. Test Conf., 1986, pp. 48-53.
[23] N. R. Saxena and J. P. Robinson, "Accumulator compression testing,"IEEE Trans. Comput., vol. C-35, no. 4, pp. 317-321, Apr. 1986.
[24] S. J. Upadhyaya and K. K. Saluja, "Signature techniques in fault detection and location," inSpectral Techniques and Fault Detection, M. G. Karpovsky, Ed. New York: Academic, 1985.
[25] B. Bose, "Theory and design of unidirectional error codes," Ph.D. dissertation, Dep. Comput. Sci. Eng., Southern Methodist Univ., Dallas, TX, May 1980.
[26] F. J. MacWilliams and N. J. A. Sloane,The Theory of Error-Correcting Codes. Amsterdam: North-Holland, 1977.
[27] R. J. McEliece,The Theory of Information and Coding. Reading, MA: Addison-Wesley, 1977.

Index Terms:
built-in self-test; data-compression techniques; group-theoretic signature analysis; testing; logic network; fault coverage; accumulator compression testing; processor environments; built-in self test; data compression; logic circuits; logic testing.
Citation:
B. Bose, "Group Theoretic Signature Analysis," IEEE Transactions on Computers, vol. 39, no. 11, pp. 1398-1403, Nov. 1990, doi:10.1109/12.61051
Usage of this product signifies your acceptance of the Terms of Use.