This Article 
 Bibliographic References 
 Add to: 
The Testability of Generalized Counters Under Multiple Faulty Cells
November 1990 (vol. 39 no. 11)
pp. 1378-1385

The testability of a class of circuits called generalized counters is investigated under a more powerful fault model than examined in earlier work. It is assumed that any number of full adders in a generalized counter can assume an incorrect function under fault, as long as the function remains combinational. The testability of the overall class of generalized counters is examined and it is shown that under a restricted fault model it is possible to detect all multiple faults with a test set that grows linearly with the number of counter inputs. It is then shown that for a subset of the class of generalized counters it is possible to detect multiple faults with a larger number of tests, linear to the number of counter inputs, when the restrictions on the fault model are relaxed.

[1] J. A. Abraham and D. D. Gajski, "Design of testable structures defined by simple loops,"IEEE Trans. Comput., vol. C-30, no. 11, pp. 875-883, Nov. 1981.
[2] A. Chatterjee and J. A. Abraham, "On theC-testability of generalized counters,"IEEE Trans. Comput.-Aided Design, vol. CAD-6, no. 5, pp. 713-726, Sept. 1987.
[3] A. Vergis, "Linear-testable counters for multiple faults," inProc. Int. Conf. Comput. Aided Design, Nov. 1987, pp. 156-159.
[4] S. C. Seth and K. L. Kodandapani, "Diagnosis of faults in linear tree networks,"IEEE Trans. Comput., vol. C-26, pp. 29-33, Jan. 1977.
[5] W. T. Cheng, "Testing and error detection in iterative logic arrays," Ph.D. dissertation, 1985.
[6] K. Hwang,Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
[7] A. Chatterjee and J. A. Abraham, "C-Testability of generalized tree structures with applications to Wallace trees and other circuits," inProc. Int. Conf. Comput.-Aided Design, Nov. 1986, pp. 288-291.

Index Terms:
testability; generalized counters; multiple faulty cells; fault model; full adders; adders; counting circuits; logic testing.
A. Chatterjee, J.A. Abraham, "The Testability of Generalized Counters Under Multiple Faulty Cells," IEEE Transactions on Computers, vol. 39, no. 11, pp. 1378-1385, Nov. 1990, doi:10.1109/12.61053
Usage of this product signifies your acceptance of the Terms of Use.