
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
M.G. Arnold, T.A. Bailey, J.R. Cowles, J.J. Cupal, "Redundant Logarithmic Arithmetic," IEEE Transactions on Computers, vol. 39, no. 8, pp. 10771086, August, 1990.  
BibTex  x  
@article{ 10.1109/12.57046, author = {M.G. Arnold and T.A. Bailey and J.R. Cowles and J.J. Cupal}, title = {Redundant Logarithmic Arithmetic}, journal ={IEEE Transactions on Computers}, volume = {39}, number = {8}, issn = {00189340}, year = {1990}, pages = {10771086}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.57046}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Redundant Logarithmic Arithmetic IS  8 SN  00189340 SP1077 EP1086 EPD  10771086 A1  M.G. Arnold, A1  T.A. Bailey, A1  J.R. Cowles, A1  J.J. Cupal, PY  1990 KW  table lookups; arithmetic unit; 32 bit subtraction; redundant logarithmic number system; memory requirement; 29bit redundant logarithmic unit; online arithmetic; storage requirements; data values; illconditioned; iterated multiplications; division; square root; redundant logarithmic arithmetic; digital arithmetic; number theory; redundancy; table lookup. VL  39 JA  IEEE Transactions on Computers ER   
A number system that offers advantages in some situations over conventional floating point and sign/logarithmic number systems is described. Redundant logarithmic arithmetic, like conventional logarithmic arithmetic, relies on table lookups to make the arithmetic unit simpler than an equivalent floating point unit. The cost of 32 bit subtraction in a redundant logarithmic number system is lower than previously published logarithmic subtraction methods. The total memory requirement for a 29bit redundant logarithmic unit is 16 K words compared to 22 K words by the best previously published conventional sign logarithm unit, assuming similar addition techniques are employed. A redundant logarithmic number system can be implemented with online arithmetic, which would be impractical for a conventional sign logarithm number system. The disadvantages of redundant arithmetic are typical of redundant number systems. First, the redundancy doubles the storage requirements for data values. Second, the representation can become illconditioned, especially as a result of iterated multiplications. Third, division and square root operations are more difficult to implement in redundant logarithmic arithmetic.
[1] M. G. Arnold, "Extending the precision of the sign logarithm number system," M.S. thesis, Univ. of Wyoming, Laramie, 1982.
[2] M. G. Arnold, T. A. Bailey, and J. R. Cowles, "Improved accuracy for logarithmic addition in DSP applications," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, 1988, pp. 17141717.
[3] M. G. Arnold, T. A. Bailey, J. R. Cowles, and J. J. Cupal, "Redundant logarithmic number systems," inProc. 9th Symp. Comput. Arithmetic, 1989, pp. 144151.
[4] A. Avizienis, "Signeddigit representations for fast parallel arithmetic,"IRE Trans. Electron. Comput., vol. EC10, pp. 389400, Sept. 1961.
[5] E. H. Bareiss and A. A. Grau, "Basics of the CRD computer," Northwestern Univ. ERDA Rep. COO228025, Aug. 1977.
[6] J. L. Barlow, "Probabilistic error analysis of floating point and CRD arithmetic," Ph.D. dissertation, Northwestern Univ., Evanston, IL, 1981.
[7] J. L. Barlow and E. H. Bareiss, "On roundoff distribution in floating point and logarithmic arithmetic,"Computing, vol. 34, pp. 325364, 1985.
[8] A. Bechtolsheim and T. Gross, "The implementation of addition in logarithmic arithmetic," unpublished manuscript, Computer Systems Lab., Stanford Univ., draft of Mar. 1, 1980.
[9] R. P. Brent, "On the precision attainable with various floating point number systems,"IEEE Trans. Comput., vol. C22, pp. 601606, June 1973.
[10] C. W. Clenshaw and F. W. J. Olver, "Beyond floating point,"J. ACM, vol. 31, pp. 319328, Apr. 1984.
[11] J. Duprat, Y. Herreros, and J. M. Muller, "Some results about online computation of functions," inProc. 9th Symp. Comput. Arithmetic, Santa Monica, CA, Sept. 1989, pp. 112118.
[12] M. Ercegovac, "Online arithmetic: An overview,"Proc. SPIE Real Time Signal Processing VII, vol. 495, pp. 8693, 1984.
[13] A. D. Edgar and S. C. Lee, "FOCUS microcomputer number system,"Commun. ACM, vol. 22, pp. 166177, Mar. 1979.
[14] M. L. Frey and F. J. Taylor, "A table reduction technique for logarithmically architected digital filters,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP33, pp. 718719, June 1985.
[15] H. Henkel, "Improved accuracy for the logarithmic number system,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP37, pp. 301303, Feb. 1989.
[16] N. G. Kingsbury and P. J. W. Rayner, "Digital filtering using logarithmic arithmetic,"Electron. Lett., vol. 7, pp. 5658, Jan. 1971.
[17] T. Kurokawa, J. A. Payne, and S. C. Lee, "Error analysis of recursive digital filters implemented with logarithmic number systems,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP28, pp. 706715, Dec. 1980.
[18] R. O. LaMaire and J. H. Lang, "Performance of digital linear regulators which use logarithmic arithmetic,"IEEE Trans. Automat. Contr., vol. AC31, pp. 394400, May 1986.
[19] J. H. Lang, C. A. Zukowski, R. O. LaMaire, and C. H. An, "Integrated circuit logarithmic arithmetic units,"IEEE Trans. Comput., vol. C34, pp. 475483, May 1985.
[20] S. C. Lee and A. D. Edgar, "The FOCUS number system,"IEEE Trans. Comput., vol. C26, pp. 11671170, Nov. 1977.
[21] Z. Leonelli,Supplémente Logarithmique, a reprint of Leonelli's 1803 manuscript with a biography by J. Hoüel, GauthierVillars, Paris, 1875.
[22] D. Lewis and L. Yu, "Algorithm design for a 30bit integrated logarithmic processor," inProc. 9th Symp. Comput. Arithmetic, 1989, pp. 192199.
[23] J. D. Marasa, "Accumulated arithmetic error in floatingpoint and alternative logarithmic number systems," M.S. thesis, Sever Instit. Technol., Washington Univ., St. Louis, 1970.
[24] J. D. Marasa and D. W. Matula, "A simulative study of correlated error in various finiteprecision arithmetics,"IEEE Trans. Comput., vol. C22, pp. 587597, June 1973.
[25] T. Stouraitis, "Logarithmic number system theory, analysis, and design," Ph.D. dissertation, Univ. of Florida, Gainesville, 1986.
[26] T. Stouraitis, "A hybrid floatingpoint/logarithmic number system digital signal processor," inProc. IEEE Int. Conf. Acoust., Speech, Signal Processing, 1989, pp. 10791082.
[27] E. E. Swartzlander and A. G. Alexopoulos, "The sign/logarithm number system,"IEEE Trans. Comput., vol. C24, pp. 12381242, Dec. 1975.
[28] E. E. Swartzlander, D. Chandra, T. Nagle, and S. A. Starks, "Sign/logarithm arithmetic for FFT implementation,"IEEE Trans. Comput., vol. C32, pp. 526534, June 1983.
[29] F. J. Taylor, "An extended precision logarithmic number system,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP31, pp. 231233, Feb. 1983.
[30] F. J. Taylor, R. Gill, J. Joseph, and J. Radke, "A 20 bit logarithmic number system processor,"IEEE Trans. Comput., vol. C37, pp. 190199, Feb. 1988.
[31] J. von Neumann and H. H. Goldstine, "Numerical inverting of matrices of high order,"Bull. Amer. Math. Soc., vol. 53, pp. 10211099, 1947.
[32] L. K. Yu, "The design and implementation of a 30 bit logarithmic number system processor," M.A.Sc. thesis, Univ. of Toronto, 1990.