This Article 
 Bibliographic References 
 Add to: 
Analysis and Design of CMOS Manchester Adders with Variable Carry-Skip
August 1990 (vol. 39 no. 8)
pp. 983-992

Two different CMOS implementations of the Manchester carry-skip adder are analyzed using the RC timing model, which provides a unified way of analyzing both CMOS circuits and interconnect. Based on the RC timing model, the authors develop efficient polynomial algorithms to determine near-optimal (in latency) as well as optimal block sizes for the one-level manchester adder with variable carry-skip. An analysis shows that the carry-skip delay in a Manchester adder block is linearly proportional to the block size. The approach provides a general paradigm for analysis and design, applicable to different models of ripple-propagation and carry skip.

[1] P. K. Chan and K. Karplus, "Computing signal delay in generalRCnetworks by tree/link partitioning,"IEEE Trans. Comput.-Aided Design Integrated Circuits Syst., July 1990. Also inProc. 26th ACM/IEEE Design Automat. Conf., Las Vegas, NV, June 1989.
[2] E. R. Barnes and V. G. Oklobdzija, "New scheme for VLSI implementation of fast ALU,"IBM Tech. Discl. Bull., vol. 28, no. 3, pp. 1277-1282, Aug. 1985.
[3] G. A. Blaauw,Digital System Implementation. Englewood Cliffs, NJ: Prentice-Hall, 1976, pp. 47-50.
[4] A. Guyot, B. Hochet, and J.-M. Muller, "A way to build efficient carry-skip adders,"IEEE Trans. Comput., vol. C-36, no. 4, pp. 1144-1151, Oct. 1987.
[5] D. Heron, M. Kruckenberg, S. Søe, and F. Wei, "A modified Manchester carry-skip adder," UCSC-CRL-89-10 Tech. Rep. Comput. Eng., Univ. of California, Santa Cruz, Nov. 1989.
[6] T. Kilburn, D. B. G. Edwards, and D. Aspinall, "A parallel arithmetic unit using a saturated transistor fast-carry circuit,"Proc. IEE, pt. B, vol. 107, pp. 573-584, Nov. 1960.
[7] M. Lehman and N. Burla, "Skip techniques for high-speed carry-propagation in binary arithmetic units,"IRE Trans. Electron. Comput., vol. EC-10, no. 4, pp. 691-698, Dec. 1961.
[8] S. Majerski, "On determination of optimal distributions of carry skips in adders,"IEEE Trans. Electron. Comput., vol. EC-16, no. 1, pp. 45-58, Feb. 1967.
[9] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, pp. 150-152.
[10] V. G. Oklobdzija and E. R. Barnes, "Some optimal schemes for ALU implementation in VLSI technology," inProc. 7th Symp. Comput. Arithmetic, June 1985, pp. 2-8.
[11] M. Pomper, W. Beifuss, K. Horninger, and W. Kaschte, "A 32-bit execution unit in an advanced NMOS technology,"IEEE J. Solid-State Circuits, vol. SC-17, no. 3, pp. 533-538, June 1982.
[12] P. Penfield, Jr. and J. Rubinstein, "Signal delay in RC tree networks," inProc. 18th ACM/IEEE Design Automat. Conf., June 1981, pp. 613-617.
[13] E. Soutschek, M. Pomper, and K. Horninger, "PLA versus bit slice: Comparison for a 32-bit ALU,"IEEE J. Solid-State Circuits, vol. SC-17, no. 3, pp. 584-586, June 1982.
[14] S. Turrini, "Optimal group distribution in carry-skip adders," Digital Western Res. Lab. Res. Rep. No. 2, Feb. 1989.
[15] N. Weste and K. Eshraghian,Principles of CMOS Design: A Systems Perspective. Reading, MA: Addison-Wesley, 1985, pp. 322-325.

Index Terms:
Manchester carry-skip adder; RC timing model; CMOS circuits; interconnect; polynomial algorithms; latency; optimal block sizes; one-level manchester adder; variable carry-skip; carry-skip delay; linearly proportional; ripple-propagation; adders; algorithm theory; CMOS integrated circuits; digital arithmetic; integrated logic circuits; logic design.
P.K. Chan, M.D.F. Schlag, "Analysis and Design of CMOS Manchester Adders with Variable Carry-Skip," IEEE Transactions on Computers, vol. 39, no. 8, pp. 983-992, Aug. 1990, doi:10.1109/12.57038
Usage of this product signifies your acceptance of the Terms of Use.