Issue No.07 - July (1990 vol.39)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.55696
<p>Improving the performance of a synchronous digital system by adjusting the path delays of the clock signal from the central clock source to individual flip-flops is investigated. Using a model to detect clocking hazards, two linear programs are investigated: (1) minimizing the clock period, while avoiding clock hazards, and (2) for a given period, maximizing the minimum safety margin against clock hazard. These programs are solved for a simple example, and circuit simulation is used to contrast the operation of a resulting circuit with the conventionally clocked version. The method is extended to account for clock skew caused by relative variations in the drive capabilities of N-channel versus P-channel transistors in CMOS.</p>
performance; synchronous digital system; path delays; clock signal; flip-flops; linear programs; minimum safety margin; circuit simulation; CMOS; circuit analysis computing; CMOS integrated circuits; optimisation.
J.P. Fishburn, "Clock Skew Optimization", IEEE Transactions on Computers, vol.39, no. 7, pp. 945-951, July 1990, doi:10.1109/12.55696