This Article 
 Bibliographic References 
 Add to: 
The Jitter Model for Metastability and its Application to Redundant Synchronizers
July 1990 (vol. 39 no. 7)
pp. 930-942

A synchronizer timing model, called the jitter model, which has general application to metastable reliability analysis, is proposed and analyzed. The jitter model is applied to show that redundancy cannot improve the metastable reliability of synchronizers, contradicting previous work by A. El-Amawy. The jitter model extends previous synchronizer input timing models by incorporating the effects of circuit noise. The circuit noise translates into jitter or random time displacement of a previously proposed deterministic aperture mode. The jitter model is supported by simulation, circuit analysis, and experimental work. The results of a SPICE simulation of a CMOS D-type flip-flop are presented. An experimental bistable device is constructed to examine the behavior of synchronizers with noise. Statistical results obtained from the experimental bistable device support the jitter model for metastability. The sensitivity of metastable reliability of redundant synchronizers to modeling assumptions is highlighted.

[1] A. El-Amawy, "Comments on 'Can redundancy and masking improve the performance of synchronizers?',"IEEE Trans. Comput., vol. 38, pp. 750-753, 1989.
[2] L. Kleeman and A. Cantoni, "Can redundancy and masking improve the performance of synchronizers?,"IEEE Trans. Comput., vol. C- 35, no. 7, pp, 643-646, July 1986.
[3] L. R. Marino, "General theory of metastable operation,"IEEE Trans. Comput., vol. C-30, pp. 107-115, Feb. 1981.
[4] L. Kleeman and A. Cantoni, "Metastable behavior and digital system reliability,"IEEE Design Test Comput., vol. 4, no. 6, pp. 4-19, Dec. 1987.
[5] T. J. Chaney and C. E. Molnar, "Anomalous behavior of synchronizer and arbiter circuits,"IEEE Trans. Comput., vol. C-22, pp. 421-422, Apr. 1973.
[6] J. F. Wakerly, "The Intel MCS-48 microcomputer family: A critique,"IEEE Comput. Mag., vol. 22-31, Feb. 1979.
[7] T. J. Chaney, "Comments on 'A note on synchronizer and interlock maloperation',"IEEE Trans. Comput., vol. C-28, pp. 802-804, Oct. 1979.
[8] W. I. Fletcher,An Engineering Approach to Digital Design. Englewood Cliffs, NJ: Prentice-Hall, 1980.
[9] L. Kleeman and A. Cantoni, "On the unavoidability of metastable behavior in digital systems,"IEEE Trans. Comput., vol. C-36, no. 1, pp. 109-112, Jan. 1987.
[10] M. Hurtado and D. L. Elliot, "Ambiguous behavior of logic bistable systems," inProc. 13th Annu. Allerton Conf. Circuit Syst. Theory, Oct. 1975.
[11] G. Elineau and W. Wiesbeck, "A newJ-Kflip-flop for synchronizers,"IEEE Trans. Comput., vol. C-26, pp. 1277-1279, Dec. 1977.
[12] L. A. Glasser and D. W Dobberpuhl,The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
[13] A. Vladimirescu, K. Zhang, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli,SPICE Version 2G User's Guide, Berkeley, Univ. of California, 1981.
[14] J. H. Hohl, W. R. Larsen, and L. C. Schooley, "Prediction of error probabilities for integrated digital synchronizers,"IEEE J. Solid State Circuits, vol. SC-19, pp. 236-244, Apr. 1984.
[15] H. J. M. Veendrick, "The behavior of flip-flops used as synchronizers and prediction of their failure rate,"IEEE J. Solid State Circuits, vol. SC-24, pp. 168-176, Apr. 1980.
[16] R. G. Meyer and P. R. Gray,Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1977.
[17] A. Van der Ziel, "Thermal noise in field effect transistors,"Proc. IRE, vol. 50, pp. 1808-1812, Aug. 1962.
[18] A. Papoulis,Probability, Random Variables, and Stochastic Processes. New York: McGraw-Hill, 1965.
[19] G. R. Couranz and D. F. Wann, "Theoretical and experimental behavior of synchronizers operating in the metastable region,"IEEE Trans. Comput., vol. C-24, pp. 604-616, June 1975.
[20] D. J. Kinniment and J. F. Woods, "Synchronisation and arbitration circuits in digital systems,"Proc. IEE, part E, vol. 123, pp. 961-966, Oct. 1976.

Index Terms:
jitter model; metastability; redundant synchronizers; timing model; reliability analysis; circuit noise; simulation; circuit analysis; SPICE; CMOS D-type flip-flop; bistable device; circuit analysis computing; CMOS integrated circuits; flip-flops; integrated logic circuits.
L. Kleeman, "The Jitter Model for Metastability and its Application to Redundant Synchronizers," IEEE Transactions on Computers, vol. 39, no. 7, pp. 930-942, July 1990, doi:10.1109/12.55694
Usage of this product signifies your acceptance of the Terms of Use.