This Article 
 Bibliographic References 
 Add to: 
On the Equivalence of Cost Functions in the Design of Circuits by Cost-Table
June 1990 (vol. 39 no. 6)
pp. 842-844

In the cost-table approach to logic design, a function is realized as a combination of functions from a table. The objective of the synthesis is to find the least-cost realization, where realization cost is the sum of the costs of the functions used plus the cost of combining them. The costs of cost-table functions are defined by a cost function which represents chip area, speed, power dissipation, or a combination of these factors. It is shown that there is an arbitrarily large set S of cost functions which yield the same cost-table. This implies, for example, that every minimal realization of any function over a cost function in S is independent of the actual cost function used. With any cost function, if the cost of combining functions from a cost-table F is sufficiently large, the realizations behave as if the cost function belonged to S. That is, any minimal realization of a function f, using cost-table F, is one of the minimal realizations of f using F and a cost function in S. The interpretation of these results is that there are not as many distinct cost-tables as originally thought.

[1] A. El-Barr, Z. G. Vranesic, and S. C. Zaky, "Synthesis of MVL functions for CCD implementations," inProc. 16th Int. Symp. Multiple-Valued Logic, Blacksburg, VA, May 1986, pp. 116-127.
[2] H. G. Kerkhoff and H. A. J. Robroek, "The logic design of multiple-valued logic functions using charge-coupled devices," inProc. 12th Int. Symp. Multiple-Valued Logic, Paris, France, May 1982, pp. 35-44.
[3] J.-K. Lee and J. T. Butler, "Tabular methods for the design of CCD multiple-valued logic," inProc. 13th Int. Symp. Multiple-Valued Logic, Kyoto, Japan, May 1983, pp. 162-170.
[4] J.-K. Lee, "Synthesis techniques for four-valued logic CCD circuits," M.S. thesis, Northwestern Univ., Evanston, IL, Aug. 1982.
[5] H. A. J. Robroek, "The synthesis of MVL-CCD circuits," M.Sc. Rep. 12.3936, Twente Univ. Technol., Enschede, The Netherlands, Dec. 1981.
[6] K. A. Schueller, P. P. Tirumalai, and J. T. Butler, "An analysis of the costtable approach to the design of multiple-valued circuits," inProc. 16th Int. Symp. Multiple-Valued Logic, Blacksburg, VA, May 1986, pp. 42-50.
[7] K. A. Schueller and J. T. Butler, "On the design of cost-tables for realizing multiple-valued circuits," preprint.
[8] P. P. Tirumalai, "Four-valued logic CCD programmable logic arrays," M.S. Thesis, Northwestern Univ., Evanston, IL, June 1984.

Index Terms:
equivalence; cost functions; design of circuits by cost-table; logic design; least-cost realization; minimal realization; logic design.
J.T. Butler, K.A. Schueller, "On the Equivalence of Cost Functions in the Design of Circuits by Cost-Table," IEEE Transactions on Computers, vol. 39, no. 6, pp. 842-844, June 1990, doi:10.1109/12.53608
Usage of this product signifies your acceptance of the Terms of Use.