
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
J.T. Butler, K.A. Schueller, "On the Equivalence of Cost Functions in the Design of Circuits by CostTable," IEEE Transactions on Computers, vol. 39, no. 6, pp. 842844, June, 1990.  
BibTex  x  
@article{ 10.1109/12.53608, author = {J.T. Butler and K.A. Schueller}, title = {On the Equivalence of Cost Functions in the Design of Circuits by CostTable}, journal ={IEEE Transactions on Computers}, volume = {39}, number = {6}, issn = {00189340}, year = {1990}, pages = {842844}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.53608}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  On the Equivalence of Cost Functions in the Design of Circuits by CostTable IS  6 SN  00189340 SP842 EP844 EPD  842844 A1  J.T. Butler, A1  K.A. Schueller, PY  1990 KW  equivalence; cost functions; design of circuits by costtable; logic design; leastcost realization; minimal realization; logic design. VL  39 JA  IEEE Transactions on Computers ER   
In the costtable approach to logic design, a function is realized as a combination of functions from a table. The objective of the synthesis is to find the leastcost realization, where realization cost is the sum of the costs of the functions used plus the cost of combining them. The costs of costtable functions are defined by a cost function which represents chip area, speed, power dissipation, or a combination of these factors. It is shown that there is an arbitrarily large set S of cost functions which yield the same costtable. This implies, for example, that every minimal realization of any function over a cost function in S is independent of the actual cost function used. With any cost function, if the cost of combining functions from a costtable F is sufficiently large, the realizations behave as if the cost function belonged to S. That is, any minimal realization of a function f, using costtable F, is one of the minimal realizations of f using F and a cost function in S. The interpretation of these results is that there are not as many distinct costtables as originally thought.
[1] A. ElBarr, Z. G. Vranesic, and S. C. Zaky, "Synthesis of MVL functions for CCD implementations," inProc. 16th Int. Symp. MultipleValued Logic, Blacksburg, VA, May 1986, pp. 116127.
[2] H. G. Kerkhoff and H. A. J. Robroek, "The logic design of multiplevalued logic functions using chargecoupled devices," inProc. 12th Int. Symp. MultipleValued Logic, Paris, France, May 1982, pp. 3544.
[3] J.K. Lee and J. T. Butler, "Tabular methods for the design of CCD multiplevalued logic," inProc. 13th Int. Symp. MultipleValued Logic, Kyoto, Japan, May 1983, pp. 162170.
[4] J.K. Lee, "Synthesis techniques for fourvalued logic CCD circuits," M.S. thesis, Northwestern Univ., Evanston, IL, Aug. 1982.
[5] H. A. J. Robroek, "The synthesis of MVLCCD circuits," M.Sc. Rep. 12.3936, Twente Univ. Technol., Enschede, The Netherlands, Dec. 1981.
[6] K. A. Schueller, P. P. Tirumalai, and J. T. Butler, "An analysis of the costtable approach to the design of multiplevalued circuits," inProc. 16th Int. Symp. MultipleValued Logic, Blacksburg, VA, May 1986, pp. 4250.
[7] K. A. Schueller and J. T. Butler, "On the design of costtables for realizing multiplevalued circuits," preprint.
[8] P. P. Tirumalai, "Fourvalued logic CCD programmable logic arrays," M.S. Thesis, Northwestern Univ., Evanston, IL, June 1984.