This Article 
 Bibliographic References 
 Add to: 
Latch-to-Latch Timing Rules
June 1990 (vol. 39 no. 6)
pp. 798-808

Latch-to-latch timing rules that ensure the proper operation of synchronous systems are presented and analyzed. The rules state bounds on the amount of propagation delay for the combinational logic between consecutive latch pairs in a digital design. If the bounds are satisfied in a design, then setup and hold times are met throughout the design for each latch on each cycle of machine operation. The rules are quite general in that they apply to systems with multiple skew levels (a feature of most real systems), with multiple latch parameters such as clock to data propagation delays, data to data propagation delays, and setup and hold times, and with multiple clock pulse widths and clock phases. The abstract notion of a clock skew hierarchy is introduced and characterized. The rules are established by a novel and robust method.

[1] A. Albicki and J. Beausang, "A method to obtain an optimal clocking scheme for a digital system," inProc. IEEE Int. Conf. Comput. Design: VLSI Comput., Oct. 1985, pp. 68-72.
[2] A. Albicki and T. Jackson, "Characterization of clocked D flip-flops," Tech. Rep. EL-84-03, Dep. Elec. Eng., Univ. of Rochester, Rochester, NY, 14627, Sept. 1984.
[3] L. B. Bushard and J. R. Schomburg, "Behavior of a simple latch model," inProc. Sperry Tech. Symp., May 1986, paper 1-19.
[4] L. B. Bushard and J. R. Schomburg, "Latch to latch timing rules," inProc. Sperry Tech. Symp., May 1986, paper 1-20.
[5] J. G. Earle, "Latched carry-save adder,"IBM Tech. Disc. Bull., vol. 7, no. 10, pp. 909-910, Mar. 1965.
[6] D. D. Eberlein, "Custom MSI for very high speed computers," inDig. Papers, IEEE Spring Compcon79, Feb. 1979, pp. 295-298.
[7] S. R. Kunkel and J. E. Smith, "Optimal pipelining in supercomputers," inProc. 13th Int. Symp. Comput. Architecture, June 1986, Tokyo, pp. 404-411.
[8] S. H. Unger and C. Tan, "Clocking schemes for high-speed digital systems,"IEEE Trans. Comput., vol. C-35, pp. 880-895, 1986.
[9] L. B. Bushard, A. F. Champernowne, J. T. Rusterholz, and J. R. Schomburg, "Detailed latch to latch timing rules," Tech. memo. 945. Unisys, Roseville, MN, 1988.

Index Terms:
latch-to-latch timing rules; synchronous systems; propagation delay; combinational logic; consecutive latch pairs; multiple skew levels; data propagation delays; multiple clock pulse widths; clock phases; logic design.
A.F. Champernowne, L.B. Bushard, J.T. Rusterholz, J.R. Schomburg, "Latch-to-Latch Timing Rules," IEEE Transactions on Computers, vol. 39, no. 6, pp. 798-808, June 1990, doi:10.1109/12.53601
Usage of this product signifies your acceptance of the Terms of Use.