This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The Full-Use-of-Suitable-Spares (FUSS) Approach to Hardware Reconfiguration for Fault-Tolerant Processor Arrays
April 1990 (vol. 39 no. 4)
pp. 564-571

A general approach to hardware recognition is proposed for VLSI/WSI fault-tolerant processor arrays. The technique, called full use of suitable spares (FUSS), uses an indicator vector, the surplus vector, to guide the replacement of faulty processors within an array. Analytical study of the general FUSS algorithm shows that there is a linear relationship between the array size and the area of interconnect required for reconfiguration to be 100% successful. In an instance of FUSS, called simple FUSS, reconfiguration is done by shifting up to or down the surplus vector's entries. The surplus vector is progressively updated after each column is reconfigured. The reconfiguration is successful when the surplus vector becomes null. Simple FUSS is discussed in detail and evaluated. Simulations show that when the number of faulty processors is equal to that of space processors, simple FUSS can achieve a probability of survival as high as 99%.

[1] M. Chean and J. A. B. Fortes, "A taxonomy for reconfiguration techniques for fault-tolerant processor arrays,"IEEE Computer Mag., Jan. 1989.
[2] R. Negrini and R. Stefanelli, "Comparative evaluation of space- and time-redundancy approaches for WSI processing arrays," inWafer Scale Integration, G. Saucier and J. Trilhe, Eds., New York: Elsevier Science, 1986, pp. 207-222.
[3] L. Jervis, F. Lombardi, and D. Sciuto, "Orthogonal mapping: A reconfiguration strategy for fault tolerant VLSI/WSI 2-D arrays," inProc. Int. Workshop. Defect Tolerance VLSI Syst., Oct. 1988.
[4] F. Lombardi, D. Sciuto, and R. Stefanelli, "A technique for reconfiguring two dimensional VLSI arrays," inProc. Real-Time Syst. Symp., 1987, pp. 44-53.
[5] F. Lombardi, R. Negrini, and R. Stefanelli, "Reconfiguration of VLSI arrays: A covering approach," inProc. 17th Int. Symp. Fault-Tolerant Comput. Syst., 1987, pp. 251-256.
[6] M. G. Sami and R. Stefanelli, "Fault-tolerance and functional reconfiguration in VLSI arrays," inProc. Int. Symp. Circuits Syst., 1986, pp. 643-648.
[7] M. Chean, "Hardware reconfiguration for fault-tolerant processor arrays," Ph.D. dissertation, School of Elec. Eng., Purdue Univ., 1989.
[8] L. Snyder, "Introduction to the configurable highly parallel computers,"IEEE Comput. Mag., vol. 15, pp.47-55, Jan 1982.
[9] N. Lopez-Benitez and J. A. B. Fortes, "Detailed modeling of fault-tolerant processor arrays," inProc. 19th Int. Symp. Fault-Tolerant Comput. Syst., June 1989, pp. 545-552.
[10] M. G. Sami and R. Stefanelli, "Reconfigurable architectures for VLSI processing arrays,"Proc. IEEE, vol. 74, pp. 712-722, May 1986.
[11] H. Y. Youn and A. D. Singh, "Efficient reconfiguration of WSI arrays with bounded channel width," inProc. Int. Workshop. Hardware Fault Tolerance Multiprocessors, June 1989, pp. 24-26.
[12] M. Chean and J. A. B. Fortes, "FUSS: A reconfiguration scheme for fault-tolerant processor arrays," inProc. Int. Workshop. Hardware Fault Tolerance Multiprocessors, June 1989, pp. 30-32.

Index Terms:
full-use-of-suitable repairs approach; hardware reconfiguration; fault-tolerant processor arrays; VLSI; WSI; indicator vector; surplus vector; interconnect; electronic engineering computing; fault tolerant computing; VLSI.
Citation:
M. Chean, J.A.B. Fortes, "The Full-Use-of-Suitable-Spares (FUSS) Approach to Hardware Reconfiguration for Fault-Tolerant Processor Arrays," IEEE Transactions on Computers, vol. 39, no. 4, pp. 564-571, April 1990, doi:10.1109/12.54851
Usage of this product signifies your acceptance of the Terms of Use.