This Article 
 Bibliographic References 
 Add to: 
On the Design of High-Yield Reconfigurable PLA's
April 1990 (vol. 39 no. 4)
pp. 470-479

An approach to the design of reconfigurable programmable logic arrays (RPLAs) is proposed in which diagnosis of faults and reconfiguration are performed simultaneously. The approach also takes advantage of a laser programmable interconnect to simplify the test circuitry and area overhead. The RPLA design presented makes it possible to diagnose and repair faults on bit lines, product lines, and output lines. The unrepairable area in the RPLA is kept to a minimum. Only one extra input is required for testability. A mapping process for masking out missing crosspoint faults is employed to further enhance the yield of PLAs. Experimental results on the area overhead and the yield of the proposed RPLAs are presented. The field of the proposed RPLAs is higher than that of the original PLAs.

[1] C. L. Wey, M. K. Vai, and F. Lombardi, "On the design of a redundant programmable logic array (RPLA),"IEEE J. Solid-State Circuits, vol. SC-22, pp. 114-117, Feb. 1987.
[2] S.-Y. Kuo and W. K. Fuchs, "Fault diagnosis and spare allocation for yield enhancement in large reconfigurable PLAs," inProc. Int. Test Conf., Sept. 1987, pp. 944-951.
[3] N. Wehn, M. Glesner, K. Caesar, P. Mann, and A. Roth, "A defect-tolerant and fully testable PLA," inProc. 25th Design Automat. Conf., 1988, pp. 22-27.
[4] S. J. Upadhyaya and M. Demjanenko, "On the repair of defective field programmable logic arrays to increase yield," inProc. Int. Conf. CAD, Oct. 1987, pp. 234-237.
[5] M. Demjanenko and S. J. Upadhyaya, "Dynamic techniques for yield enhancement of field programmable logic arrays," inProc. Int. Test Conf., 1988, pp. 485-491.
[6] C. L. Wey, "On yield consideration for the design of redundant programmable logic arrays,"IEEE Trans. Comput.-Aided Design of Integrated Circuits and Syst., vol. 7, pp. 528-535, Apr. 1988.
[7] R. N. Mayo, "Unix programmer's manual--MPLA," Document 9-F, Elec. Eng. Comput. Sci., Univ. of California, Berkeley, 1985.
[8] S. M. Reddy and D. S. Ha, "A new approach to the design of testable PLA's,"IEEE Trans. Comput., vol. C-36, pp. 201-211, Feb. 1987.
[9] S.-Y. Kuo and W. K. Fuchs, "Efficient spare allocation for reconfigurable arrays,"IEEE Design Test Comput., pp. 24-31, Feb. 1987.
[10] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuit yield statistics,"Proc. IEEE, vol. 71, pp. 453-470, Apr. 1983.
[11] C. H. Stapper, A. N. McLaren, and M. Dreckmann, "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product,"IBM J. Res. Develop., vol. 24, pp. 398-409, May 1980.
[12] S. E. Schuster, "Multiple word/bit line redundancy for semiconductor memories,"IEEE J. Solid-State Circuits, vol. SC-13, pp. 698-703, Oct. 1978.
[13] R. Treuer, H. Fujiwara, and V. K. Agarwal, "Implementing a built-in self-test PLA design,"IEEE Design Test Comput., pp. 37-48, Apr. 1985.
[14] H-F. S. Law and M. Shoji, "PLA design for BELLMAC-32A microprocessor," inProc. Int. Conf. Circuits Comput., 1982, pp. 161-164.
[15] R. Brayton, G. Hachtel, C. McMullen, and A. Sangio-Vincentelli,Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.

Index Terms:
design; reconfigurable programmable logic arrays; laser programmable interconnect; test circuitry; area overhead; product lines; output lines; testability; mapping process; logic arrays; logic design.
D.S. Ha, V.P. Kumar, "On the Design of High-Yield Reconfigurable PLA's," IEEE Transactions on Computers, vol. 39, no. 4, pp. 470-479, April 1990, doi:10.1109/12.54840
Usage of this product signifies your acceptance of the Terms of Use.