
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
A.M. Paschalis, C. Efstathiou, C. Halatsis, "An Efficient TSC 1outof3 Code Checker," IEEE Transactions on Computers, vol. 39, no. 3, pp. 407411, March, 1990.  
BibTex  x  
@article{ 10.1109/12.48873, author = {A.M. Paschalis and C. Efstathiou and C. Halatsis}, title = {An Efficient TSC 1outof3 Code Checker}, journal ={IEEE Transactions on Computers}, volume = {39}, number = {3}, issn = {00189340}, year = {1990}, pages = {407411}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.48873}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  An Efficient TSC 1outof3 Code Checker IS  3 SN  00189340 SP407 EP411 EPD  407411 A1  A.M. Paschalis, A1  C. Efstathiou, A1  C. Halatsis, PY  1990 KW  TSC 1outof3 code checker; combinational totally selfchecking; automatic testing; integrated logic circuits; logic design; logic testing. VL  39 JA  IEEE Transactions on Computers ER   
A design method for a combinational totally selfchecking (TSC) 1outof3 code checker is presented. This method is not only simpler and more efficient than others, but is also successful in the case where more than one 1outof3 code exists in a TSC system.
[1] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP Congr. 68, vol. 2, 1968, pp. 878883.
[2] D. A. Anderson, "Design of selfchecking digital networks using coding techniques," Urbana, CSL/Univ. of Illinois, Rep. 527, Sept. 1971.
[3] D. A. Anderson and G. Metze, "Design of totally selfchecking check circuits form/ncodes,"IEEE Trans. Comput., vol. C22, pp. 263 269, Mar. 1973.
[4] V. I. Maznev, "Design of selfchecking 1/p checkers,"Automat. Remote Contr., vol. 39, part 2, pp. 13801383, Sept. 1978.
[5] M. Kotokova, "Design of totally selfchecking check circuits for some 1/n codes," inProc. FTSD4, Brno, Czechoslovakia, Sept. 1981, pp. 241245.
[6] V. Rabara, "Design of selfchecking checker for 1/n codes," inProc. FTSD4, Czechoslovakia, Sept. 1981, pp. 234240.
[7] V. Rabara, "Three level totally selfchecking checkers for 1/n codes," inProc. FTSD8, Sept. 1985.
[8] J. Khakbaz, "Totally selfchecking checkers for 1/ncodes using tworail codes,"IEEE Trans. Comput., vol. C31, pp. 667681, July 1982.
[9] S. Piestrak, "Design of selftesting checkers for 1/n codes," inProc. FTSD6, Sept. 1983, pp. 5763.
[10] C. Efstathiou and C. Halatsis, "Modular design of TSC for 1/n codes," inProc. 2nd GI/NTG/GMR Conf. FaultTolerant Comput. Syst., Bonn, W. Germany, Sept. 1984, pp. 164176.
[11] G. Laskaris, T. Haniotakis, A. Paschalis, and D. Nikolos, "Efficient design of TSC checkers for 1outofn codes in MOS transistor implementation," inProc. FTSD12, Czechoslovakia, Sept. 1989.
[12] R. David, "Totally selfchecking 1outof3 code checker,"IEEE Trans. Comput., vol. C27, pp. 570572, June 1978.
[13] P. Golan, "Design of totally selfchecking checker for 1outof3 code,"IEEE Trans. Comput., vol. C33, p. 285, Mar. 1984.
[14] D. Tao, P. K. Lala, and C. R. P. Hartmann, "A MOS implementation for totally selfchecking checker for 1outof3 code,"IEEE J. SolidState Circuit, vol. 23, no. 3, pp. 857877, June 1988.
[15] S. M. Reddy, "A note on selfchecking checkers,"IEEE Trans. Comput., vol. C23, pp. 11001102, Oct. 1974.
[16] P. Banerjee and J. A. Abraham, "Fault characterization of VLSI circuits," inProc. IEEE Int. Conf. Circuits Comput., Sept. 1982, pp. 564568.
[17] Y. Crouzet and C. Landrault, "Design of selfchecking MOSLSI circuits: Application to a fourbit microprocessor,"IEEE Trans. Comput., vol. C29, pp. 532537, June 1980.
[18] N. Jha and J. Abraham, "Totally selfchecking MOS circuits under realistic physical failures," inProc. Int. Conf. Comput. Design, Port Chester, NY, Oct. 1984.
[19] A. M. Paschalis, D. Nikolos, and C. Halatsis, "Efficient modular design of TSC checkers form/2mcodes,"IEEE Trans. Comput., vol. C37, pp. 301309, Mar. 1988.
[20] I. Janch and B. Courtois, "SCD checkers, cellular checkers and multichecker structures," IMAG Rep., RP 476, Nov. 1984.
[21] J. Smith, "The design of TSC check circuits for a class of unorder codes,"J. Design Automat. FaultTolerant Comput., vol. 1, pp. 321342, Oct. 1977.
[22] N. Jha and J. Abraham, "Techniques for efficient MOS implementation of TSC checkers," inProc. FTCS15, June 1985, pp. 430435.