• Publication
  • 1990
  • Issue No. 3 - March
  • Abstract - An Improved Hardware Implementation of the Fault-Tolerant Clock Synchronization Algorithm for Large Multiprocessor Systems
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Improved Hardware Implementation of the Fault-Tolerant Clock Synchronization Algorithm for Large Multiprocessor Systems
March 1990 (vol. 39 no. 3)
pp. 404-407

An improved implementation of clock synchronization of multiprocessor systems in the presence of malicious faults is proposed. The proposed hardware implementation for the reference clock selection has a lower gate complexity, smaller time delay, and greater flexibility than the previously published implementation. The improvement is achieved by replacing the sorter with a counting encoder and comparators and by introducing threshold generation logic with programmable registers. The scheme has a gate complexity of O(n) and a delay of O(log n), where n is the total number of inputs to a particular clock, and is programmable for different values of n and m, the maximum number of faults.

[1] J.Y. Halpern et al., "Fault-Tolerant Clock Synchronization,"Proc. Third Ann. ACM Symp. Principles of Distributed Computing, ACM, New York, 1984, pp. 89-102.
[2] J. Lundelius and N. Lynch, "A new fault-tolerant algorithm for clock synchronization," inProc. Principles Distributed. Comput., June 1984, pp. 75-88.
[3] L. Lamport and P.M. Melliar-Smith, "Synchronizing Clocks in the Presence of Faults,"J. ACM, Vol. 32, No. 1, Jan. 1985, pp. 52-78.
[4] T. K. Srikanth and S. Toueg, "Optimal clock synchronization," inProc. Fourth Annu. ACM Symp. Principles Distributed Computing, Ont., Canada, Aug. 1985, pp. 71-86.
[5] J. L. W. Kessels, "Two designs of a fault-tolerant clocking system,"IEEE Trans. Comput., vol. C-33, pp. 912-919, Oct. 1984.
[6] C.M. Krishna, K.G. Shin, and R.W. Butler, "Ensuring Fault Tolerance of Phase-Locked Clocks,"IEEE Trans. Computers, Vol. C- 34, No. 8, Aug. 1985, pp. 752-756.
[7] K.G. Shin and P. Ramanathan, "Clock Synchronization of a Large Multiprocessor System in the Presence of Malicious Faults,"IEEE Trans. Computers, Vol. C-36, No. 1, Jan. 1987, pp. 2-12.
[8] N. Vasanthavada, P. N. Marinos, and G. S. Mersten, "A study of fault-tolerant clock systems in the presence of malicious multiple module faults," inProc. IEEE ICCD, 1986.
[9] N. Vasanthavada, P. N. Marinos, and G. S. Mersten, "Design and performance evaluation of mutually synchronized fault-tolerant clocking system," inDig. Papers, FTCS-16, July 1986.
[10] E. Horowitz and S. Sahni,Fundamentals of Computer Algorithms. Rockville, MD: Computer Sci. Press, 1978.

Index Terms:
fault-tolerant clock synchronization algorithm; large multiprocessor systems; malicious faults; reference clock selection; lower gate complexity; smaller time delay; sorter; counting encoder; threshold generation logic; programmable registers; gate complexity; fault tolerant computing; multiprocessing systems; synchronisation.
Citation:
B.-R. Choi, K.H. Park, M. Kim, "An Improved Hardware Implementation of the Fault-Tolerant Clock Synchronization Algorithm for Large Multiprocessor Systems," IEEE Transactions on Computers, vol. 39, no. 3, pp. 404-407, March 1990, doi:10.1109/12.48872
Usage of this product signifies your acceptance of the Terms of Use.