This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On the Design of Combinational Totally Self-Checking 1-out-of-3 Code Checkers
March 1990 (vol. 39 no. 3)
pp. 387-393

The authors present the design of an 11-transistor combinational NMOS 1-out-of-3 code checker. The checker is totally self-checking (TSC) with respect to 36 faults out of a total of 58 faults defined at the NMOS switch and layout geometrical levels, and achieves the TSC goal of a checker for most of the fault sequences. The minimum fault sequences under which the TSC goal is lost are composed of at least three faults. This might be considered as a sufficient level of safety for some implementations.

[1] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, no. 3, pp. 263-269, Mar. 1973.
[2] S. M. Reddy, "A note on self-checking checkers,"IEEE Trans. Comput., vol. C-23, no. 10, pp. 1100-1102, Oct. 1974.
[3] J. E. Smith, "The design of totally self-checking check circuits for a class of unordered codes,"J. Design Automat. Fault-Tolerant Comput., pp. 321-343, Oct. 1977.
[4] J. Khakbaz, "Totally self-checking checker for 1-out-of-ncode using two-rail codes,"IEEE Trans. Comput., vol. C-31, no. 7, pp. 667- 681, July 1982.
[5] R. David, "Totally self-checking 1-out-of-3 checker,"IEEE Trans. Comput., vol. C-27, no. 6, pp. 570-572, June 1978.
[6] P. Golan, "A new totally self-checking checker 1-out-of-3 code,"IEEE Trans. Comput., vol. C-33, no. 3, p. 285, Mar. 1984.
[7] J. Galiay, Y. Crouzet, and M. Vergniault, "Physical versus logical fault models MOS LSI circuits: Impact on their testability,"IEEE Trans. Comput., vol. C-29, no. 6, pp. 527-531, June 1980.
[8] Y. Tamir and C. H. Sequin, "Design and application of self-testing comparators implemented with MOS PLA's,"IEEE Trans. Comput., vol. C-33, no. 6, pp. 493-506, June 1984.
[9] J. E. Smith and G. Metze, "Strongly fault secure logic networks,"IEEE Trans. Comput., vol. C-27, no. 6, pp. 491-499, June 1978.
[10] M. Nicolaidis and B. Courtois, "Strongly code disjoint checkers,"IEEE Trans. Comput., vol. 37, no. 6, pp. 751-756, June 1988.
[11] M. Nicolaidis and B. Courtois, "Design of NMOS strongly fault secure circuits using unidirectional errors detecting codes," inProc. 16th Int. Symp. Fault-Tolerant Comput., June 1986, pp. 22-27.
[12] P. Banerjee and J. A. Abraham, "Characterization and testing of physical failures in MOS logic circuits,"IEEE Design Test Comput., pp. 76-86, Aug. 1984.
[13] N. K. Jha and J. A. Abraham, "Techniques for efficient MOS implementation of totally self-checking checkers," inProc. 15th Int. Symp. Fault-Tolerant Comput., June 1985, pp. 430-435.
[14] N. K. Jha and J. A. Abraham, "Totally self-checking circuits under realistic physical failures," inProc. Int. Conf. Comput. Design, Port Chester, NY, Oct. 1984, pp. 665-670.
[15] K. Son and D. K. Pradhan, "Completely self-checking checkers in PLAs," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1981, pp. 231-237.
[16] D. Tao, P. K. Lala, and C. R. P. Hartmann, "A MOS implementation for totally self-checking checker for 1-out-of-3 code,"IEEE J. Solid-State Circuit, vol. 23, no. 3, pp. 857-877, June 1988.

Index Terms:
combinational totally self-checking 1-out-of-3 code checkers; NMOS; TSC goal; fault sequences; minimum fault sequences; automatic testing; integrated logic circuits; logic design; logic testing; MOS integrated circuits.
Citation:
J.-C. Lo, S. Thanawastien, "On the Design of Combinational Totally Self-Checking 1-out-of-3 Code Checkers," IEEE Transactions on Computers, vol. 39, no. 3, pp. 387-393, March 1990, doi:10.1109/12.48869
Usage of this product signifies your acceptance of the Terms of Use.