This Article 
 Bibliographic References 
 Add to: 
Design of High-Speed and Cost-Effective Self-Testing Checkers for Low-Cost Arithmetic Codes
March 1990 (vol. 39 no. 3)
pp. 360-374

Methods for designing self-testing checkers (STCs) for arithmetic error-detecting codes are presented. First, general rules for the design of minimal-level STCs for any error-detecting code are given. The design is illustrated with STCs for 3N+B codes, 0>or=B>or=2. Then the recursive structure of both 3N+B codes and residue/inverse-residue codes with check base A=3 is revealed. The resulting design of STCs is very flexible and universal, in the sense that an iterative, cost-effective, or high-speed version of the checker can be designed for either code. The design approach, unlike previous approaches for arithmetic codes, gives a unified treatment to STCs for nonseparate (3N+B) and separate (residue and inverse residue) codes. The speed and the complexity of the STC for a code from either class with n bits are about the same. Both high-speed checkers (which have up to three gate levels) and cost-effective checkers are faster and require less hardware than analogous checkers proposed for 3N codes and for residue codes with A=3.

[1] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[2] M. J. Ashjaee and S. M. Reddy, "On totally self-checking checkers for separable codes,"IEEE Trans. Comput., vol. C-26, pp. 737-744, Aug. 1977.
[3] A. Avizienis, "Arithmetic codes: Cost and effectiveness studies for applications in digital system design,"IEEE Trans. Comput., vol. C-20, pp. 1322-1331, Nov. 1971.
[4] D. T. Brown, "Error detecting and correcting binary codes for arithmetic operations,"IRE Trans. Electron. Comput., vol. EC-9, pp. 333-337, Sept. 1960.
[5] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP Conf., Edinburgh, Scotland, Aug. 1968, pp. 878-883.
[6] M. Diaz, P. Azema, and J. M. Ayache, "Unified design of self-checking and fail-safe combinational circuits and sequential machines,"IEEE Trans. Comput., vol. C-28, pp. 276-281, Mar. 1979.
[7] N. Gaitanis, "Totally self-checking checker for 3Narithmetic codes,"Electron. Lett., vol. 19, no. 17, pp. 685-686, Aug. 18, 1983.
[8] N. Gaitanis, "Totally self-checking checkers for low-cost arithmetic codes,"IEEE Trans. Comput., vol. C-34, pp. 596-601, July 1985.
[9] H. L. Garner, "Error codes for arithmetic operations,"IEEE Trans. Electron. Comput., vol. EC-15, pp. 763-770, Oct. 1966.
[10] W. W. Peterson, "On checking an adder,"IBM J. Res. Develop., vol. 2, pp. 266-268, Apr. 1958.
[11] S. J. Piestrak, "PLA implementations of totally self-checking circuits usingm-out-of-ncodes," inProc. ICCD'85 Int. Conf. Comput. Design: VLSI Comput., Port Chester, NY, Oct. 1-3, 1985, pp. 777-781.
[12] S. J. Piestrak, "Efficient high-speed modulo-3 generator," submitted for publication.
[13] I. L. Sayers and D. J. Kinniment, "Low-cost residue codes and their application to self-checking VLSI systems,"IEE Proc., vol. 132, part E, pp. 197-202, July 1985.
[14] I. L. Sayers, D. J. Kinniment, and E. G. Chester, "Design of reliable and self-testing VLSI datapath using residue coding techniques,"IEE Proc., vol. 133, part E, pp. 169-179, May 1986.
[15] F. F. Sellers, Jr., M.-Y. Hsiao, and L. W. Bearnson,Error Detecting Logic for Digital Computers. New York: McGraw-Hill, 1968.
[16] J. E. Smith, "The design of totally self-checking check circuits for a class of unordered codes,"J. Des. Automat. Fault-Tolerant Comput., vol. 2, pp. 321-342, Oct. 1977.
[17] D. L. Tao, P. K. Lala, and C. R. P. Hartmann, "A concurrent testing strategy for PLAs," inProc. 1986 Int. Test Conf., Philadelphia, PA, Sept. 8-11, 1986, pp. 705-709.
[18] J. Wakerly,Error Detecting Codes, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
[19] T. Nanya and Y. Tohma, "A 3-level realization of totally self-checking checkers form-out-of-ncodes," inDig. Papers 13th Int. FTC Symp., Milan, Italy, June 28-30, 1983, pp. 173-176.

Index Terms:
self-testing checkers; arithmetic codes; error-detecting codes; complexity; gate levels; automatic testing; digital arithmetic; error detection codes; logic circuits; logic design; logic testing.
S.J. Piestrak, "Design of High-Speed and Cost-Effective Self-Testing Checkers for Low-Cost Arithmetic Codes," IEEE Transactions on Computers, vol. 39, no. 3, pp. 360-374, March 1990, doi:10.1109/12.48866
Usage of this product signifies your acceptance of the Terms of Use.