This Article 
 Bibliographic References 
 Add to: 
Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers
March 1990 (vol. 39 no. 3)
pp. 349-359

The problems of data dependency resolution and precise interrupt implementation in pipelined processors are combined. A design for a hardware mechanism that resolves dependencies dynamically and, at the same time, guarantees precise interrupts is presented. Simulation studies show that by resolving dependencies the proposed mechanism is able to obtain a significant speedup over a simple instruction issue mechanism as well as implement precise interrupts.

[1] CDC Cyber 200 Model 205 Computer System Hardware Reference Manual, Control Data Corp., Arden Hills, MN, 1981.
[2] R. D. Acosta, J. Kjelstrup, and H. C. Torng, "An instruction issuing approach to enhancing performance in multiple functional unit processors,"IEEE Trans. Comput., vol. C-35, pp. 815-828, Sept. 1986.
[3] D. W. Anderson, F. J. Sparacio, and R. M. Tomasulo, "The IBM System/360 Model 91: Machine philosophy and instruction-handling,"IBM J. Res. Develop., pp. 8-24, Jan. 1967.
[4] P. Chow and M. Horowitz, "Architectureal trade-offs in the design of MIPS-X," inProc. 14th Int. Symp. Comput. Architecture, June 1987, pp. 300-308.
[5] CRAY,CRAY-1 Computer Systems, Hardware Reference Manual. Chippewa Falls, WI: Cray Research, Inc., 1982.
[6] J. Hennessy et al., "Hardware/Software Trade-offs in Cache Design,"Symp. Architectural Support Programming Languages and Operating Systems, IEEE CS Press, Los Alamitos, CA, Order No. 1,936, 1989, pp. 2-11.
[7] P. Y. T. Hsu and E. S. Davidson, "Highly concurrent scalar processing," inProc. 13th Annu. Symp. Comput. Architecture, June 1986, pp. 386-395.
[8] W. Hwu and Y. Patt, "HPSm, A high performance restricted data flow architecture having minimal functionality," inProc. 13th Annu. Symp. Comput. Architecture, ACM-IEEE, June 1986, pp. 297-306.
[9] W. Hwu and Y. N. Patt, "Design choices for the HPSm microprocessor chip," inProc. 20th Annu. Hawaii Int. Conf. Syst. Sci., Kona, HI, Jan. 1987.
[10] W.M. Hwu and Y.N. Patt, "Checkpoint Repair for High-Performance Out-of-Order Execution Machines,"IEEE Trans. Computers, Vol. 36, No. 12, Dec. 1987, pp. 1496-1514.
[11] R. Keller, "Look-ahead processors,"Comput. Surveys, Dec., 1975.
[12] P. M. Kogge,The Architecture of Pipelined Computers. New York: McGraw-Hill, 1981.
[13] J. K. F. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design,"IEEE Comput. Mag., vol. 17, pp. 6-22, Jan. 1984.
[14] S. McFarling and I. Hennessey, "Reducing the cost of branches," inProc. 13th Annu. Symp. Comput. Architecture, June 1986, pp. 396-403.
[15] F. H. McMahon,FORTRAN CPU Performance Analysis, Lawrence Livermore Labs., 1972.
[16] N. Pang and J. E. Smith, "CRAY-1 simulation tools," Tech. Rep. ECE-83-11, Univ. of Wisconsin-Madison, Dec. 1983.
[17] Y. Patt, W. Hwu, and M. Shebanow, "HPS, A new microarchitecture: Rationale and introduction," inProc. MICRO-18, ACM, Dec. 1985, pp. 103-108.
[18] Y. N. Patt, S. W. Melvin, W.-M. Hwu, and M. Shebanow, "Critical issues regarding HPS, A high performance microarchitecture," inProc. 18th Annu. Workshop Microprogramming, Pacific Grove, CA, Dec. 1985, pp. 109-116.
[19] A. R. Pleszkun, J. R. Goodman, W.-C. Hsu, R. T. Joersz, G. Bier, P. Woest, and P. B. Schechter, "WISQ: A restartable architecture using queues," inProc. 14th Int. Symp. Comput. Architecture Conf., June 1987, pp. 290-299.
[20] A. R. Pleszkun and G. S. Sohi, "The performance potential of multiple functional unit processors," inProc. 15th Annu. Int. Symp. Comput. Architecture, May 1988, pp. 37-44.
[21] R. M. Russel, "The CRAY-1 computer system,"Commun. ACM, vol. 21, no. 1, pp. 63-72, Jan. 1978.
[22] J. E. Smith, "A study of branch prediction strategies," inProc. 8th Annu. Symp. Comput. Architecture, May 1981.
[23] J.E. Smith, "Characterizing Computer Performance with a Single Number,"Comm. ACM, Oct. 1988.
[24] J. E. Smith and A. R. Pleszkun, "Implementing precise interrupts in pipelined processors,"IEEE Trans. Comput., vol. 37, pp. 562-573, May 1988.
[25] G. S. Sohi and S. Vajapeyam, "Instruction issue logic in high-performance interruptible pipelined processors," inProc. 14th Annu. Symp. on Computer Architecture, June 1987, pp. 27-34.
[26] R. M. Tomasulo, "An efficient algorithm for exploiting multiple arithmetic units,"IBM J. Res. Develop., pp. 25-33, Jan. 1967.
[27] S. Weiss and J. E. Smith, "Instruction issue logic in pipelined supercomputers,"IEEE Trans. Comput., vol. C-33, pp. 1013-1022, Nov. 1984.

Index Terms:
pipelined computers; data dependency resolution; precise interrupt implementation; pipelined processors; interrupts; instruction issue mechanism; interrupts; parallel architectures; pipeline processing.
G.S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, vol. 39, no. 3, pp. 349-359, March 1990, doi:10.1109/12.48865
Usage of this product signifies your acceptance of the Terms of Use.