This Article 
 Bibliographic References 
 Add to: 
Fault Tolerance in Linear Systolic Arrays Using Time Redundancy
February 1990 (vol. 39 no. 2)
pp. 269-276

A linear systolic array with fault-tolerant capabilities is described. Fault tolerance is achieved by using triple time redundancy. The array is capable of undergoing reconfiguration and can operate in a gracefully degradable mode. The concept of algorithm remapping on degraded (smaller) arrays is integrated with that of graceful degradation to obtain a general fault-tolerance technique. A new technique for restructuring algorithms and executing them on a degraded array is discussed. The requisite modifications of the interconnection, switching, and control structures to achieve fault tolerance are discussed. Reliability analysis of the system is carried out, and the reliability is compared to that of nonredundant systolic arrays. Finally, the average performance of the system, with running time and throughput as performance metrics, is estimated.

[1] Annaratone et al., "Warp Architecture and Implementation,"Proc. 13th Ann. Symp. Computer Architecture, June 1986, pp. 346- 356.
[2] S. E. Butner, "Triple-time redundancy, fault masking in byte-sliced systems," Comput. Syst. Lab. Tech. Rep. CSL TR 211, Dep. Elec. Eng., Stanford Univ., Aug. 1981.
[3] P. R. Capello and K. Steiglitz, "Digital signal processing applications of systolic algorithms," inVLSI Systems Applications, H. T. Kung, R. R. Sproull, and G. Steele, Eds. Rockville, MD: Computer Science Press, 1981.
[4] CRAFTS Users' Manual, 1988.
[5] J. A. B. Fortes, "Algorithm transformations for parallel processing and VLSI architecture design," Ph.D. dissertation, Univ. of Southern California, Los Angeles, Dec. 1983.
[6] J. A. B. Fortes and C. S. Raghavendra, "Gracefully degradable processor arrays,"IEEE Trans. Comput., vol. C-34, pp. 1033-1044, Nov. 1985.
[7] D. Fussel and P. Varman, "Fault-tolerant wafer-scale architectures for VLSI," inProc. 9th Annu. Symp. Comput. Architecture, May 1982.
[8] R. K. Gulati and S. M. Reddy, "Concurrent error detection in VLSI array structures," inProc. IEEE Int. Conf. Comput. Design, 1986, pp. 488-491.
[9] J. H. Kim and S. M. Reddy, "A fault-tolerant systolic array design using TMR method," inProc. IEEE Int. Conf. Comput. Design, 1985, pp. 769-773.
[10] H. T. Kung, "Systolic algorithms for the CMU Warp processor," inProc. 7th Int. Conf. Pattern Recognition, Montreal, P.Q., Canada, July 1984, pp. 570-577.
[11] F. T. Leighton and C. E. Leiserson, "Wafer scale integration of systolic arrays,"IEEE Trans. Comput., vol. C-34, pp. 448-461, May 1985.
[12] T. E. Mangir, "Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI," inProc. IEEE, vol. 72, pp. 1687-1694, Dec. 1984.
[13] J. H. Patel and L. Y. Fung, "Concurrent error detection in ALU's by recomputing with shifted operands,"IEEE Trans. Comput., vol. C-31, pp. 589-595, July 1982.
[14] C. Y. Tseng and L. J. Griffiths, "Decomposing the blocking matrix in the generalized Sidelobe cancellor," inProc. Asilmor Conf. Signal Processing, Syst., Comput., Nov. 1987, pp. 574-578.
[15] P. J. Varman and I. V. Ramakrishnan, "Dynamic programming and transitive closure on linear pipelines," inProc. IEEE Int. Conf. Parallel Processing, 1984, pp. 359-364.
[16] D. W. L. Yen and A. V. Kulkarni, "Systolic processing and an implementation for signal and image processing,"IEEE Trans. Comput., vol. C-31, pp. 1000-1008, Oct. 1982.

Index Terms:
reliability analysis; linear systolic arrays; fault-tolerant capabilities; triple time redundancy; reconfiguration; gracefully degradable mode; interconnection; switching; control structures; running time; throughput; performance metrics; cellular arrays; fault tolerant computing; logic testing.
A. Majumdar, C.S. Raghavendra, M.A. Breuer, "Fault Tolerance in Linear Systolic Arrays Using Time Redundancy," IEEE Transactions on Computers, vol. 39, no. 2, pp. 269-276, Feb. 1990, doi:10.1109/12.45214
Usage of this product signifies your acceptance of the Terms of Use.