Issue No.01 - January (1990 vol.39)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.46291
<p>A hardware accelerator for the maze routing problem is developed. This accelerator consists of three three-stage pipelines. Banked memory is used to avoid memory read/write conflicts and obtain maximum efficiency. The design is compared to other proposed designs. Unlike other proposed hardware solutions for this problem, this design does not require an increase in the number of processors as the problem size increases.</p>
banked memory; hardware accelerator; maze routing; three-stage pipelines; circuit layout CAD.
S. Sahni, Y. El-Ziq, "A Hardware Accelerator for Maze Routing", IEEE Transactions on Computers, vol.39, no. 1, pp. 141-145, January 1990, doi:10.1109/12.46291