This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network
December 1989 (vol. 38 no. 12)
pp. 1703-1713
To provide fault tolerance and improve system reliability and performance, a class of fault-tolerant multistage interconnection networks, called augmented shuffle-exchange networks (ASENs) has been proposed. ASENs are gracefully degradable; although an individual component failure reduces ASEN performance, it does not cause a total network failure. The purpose of this work is to analyze how the

[1] T. Y. Feng, "A survey of interconnection networks,"IEEE Comput. Mag., vol. 14, no. 12, pp. 12-27, Dec. 1981.
[2] L. R. Goke and G. J. Lipovski, "Banyan networks for partitioning multiprocessor systems," inProc. 1st Annu. Symp. Comput. Architecture, Dec. 1973, pp. 21-28.
[3] D. H. Lawrie, "Access and alignment of data in an array processor,"IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
[4] M. C. Pease, "The indirect binaryn-cube microprocessor array,"IEEE Trans. Comput., vol. C-26, pp. 458-473, May 1977.
[5] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. Comput., pp. 771-780, Oct. 1981.
[6] C. Wu and T. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, pp. 696-702, Aug. 1980.
[7] K. E. Batcher, "The flip network in STARAN," inProc. 1976 Int. Conf. Parallel Processing, Aug. 1976, pp. 65-71.
[8] H. J. Siegel and R. J. McMillen, "The multistage cube: A versatile interconnection network,"IEEE Comput. Mag., vol. 14, no. 12, pp. 65-76, Dec. 1981.
[9] U. V. Premkumar, R. Kapur, M. Malek, G. J. Lipovski, and P. Horne, "Design and implementation of the banyan interconnection network in TRAC," inProc. AFIPS 1980 Nat. Comput. Conf., June 1980, pp. 643-653.
[10] H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller, Jr., H. E. Smalley, Jr., and S. D. Smith, "PASM: A partitionable SIMD/MIMD system for image processing and pattern recognition,"IEEE Trans. Comput., vol. C-30, pp. 934-947, Dec. 1981.
[11] A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir, "The NYU Ultracomputer--Designing an MIMD shared memory parallel computer,"IEEE Trans. Comput., vol. C-32, pp. 175-189, Feb. 1983.
[12] D. Gajski, D. Kuck, D. Lawrie, and A. Sameh, "Cedar--A large scale multiprocessor," inProc. 1983 Int. Conf. Parallel Processing, Aug. 1983, pp. 524-529.
[13] W. Crowther, J. Goodhue, E. Start, R. Thomas, W. Milliken, and T. Blackadar, "Performance measurements on a 128-node butterfly parallel processor," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 521-540.
[14] G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss, "The IBM Research Parallel Processory Prototype (RP3): Introduction and architecture," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 764-771.
[15] G. B. Adams, D. P. Agrawal, and H. J. Siegel, "A survey and comparison of fault-tolerant multistage interconnection networks,"IEEE Comput. Mag., vol. 20, pp. 14-27, June 1987.
[16] K. M. Falavarjani and D. K. Pradhan, "A design of fault-tolerant interconnection networks," unpublished memo, 1981.
[17] G. B. Adams and H. J. Siegel, "The extra stage cube: A fault-tolerant interconnection network for supersystems,"IEEE Trans. Comput., vol. C-31, pp. 443-454, May 1982.
[18] D. M. Dias and J. R. Jump, "Augmented and pruned N log N multi-stage networks," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1985, pp. 10-11.
[19] R. J. McMillen and H. J. Siegel, "Routing schemes for the augmented data manipulator network in an MIMD system,"IEEE Trans. Comput., vol. C-31, pp. 1202-1214, Dec. 1982.
[20] R. J. McMillen and H. J. Siegel, "Dynamic rerouting tag schemes for the augmented data manipulator network," inProc. Symp. Comput. Architecture, 1980, pp. 505-516.
[21] R. J. McMillen and H. J. Siegel, "Performance and fault tolerance improvements in the inverse augmented data manipulator network," inProc. 9th Annu. Symp. Comput. Architecture, Apr. 1982, pp. 63-72.
[22] D. S. Parker and C. S. Raghavendra, "The Gamma network: A multiprocessor interconnnection network with redundant paths," inProc. 9th Annu. Symp. Comput. Architecture, Apr. 1982, pp. 73-80.
[23] C. S. Raghavendra and D. S. Parker, "Reliability analysis of an interconnection network," inProc. 4th Int. Conf. Distrib. Comput. Syst., May 1984, pp. 461-471.
[24] L. Ciminiera and A. Serra, "A fault-tolerant connecting network for multiprocessor systems," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 113-122.
[25] K. Padmanabhan and D. H. Lawrie, "Fault-tolerance schemes in shuffle-exchange type interconnection networks," inProc. 1983 Int. Conf. Parallel Processing, Aug. 1983, pp. 71-75.
[26] K. Padmanabhan and D. H. Lawrie, "A class of redundant path multistage interconnection networks,"IEEE Trans. Comput., vol. C-32, pp. 1099-1108, Dec. 1983.
[27] K. Padmanabhan, "Fault tolerance and performance improvement in multiprocessor interconnection networks," Ph.D. dissertation, Dep. Comput. Sci. Rep. UIUCDCS-R-84-1156, Univ. Illinois, Urbana-Champaign, May 1984.
[28] S. M. Reddy and V. P. Kumar, "On fault-tolerant multistage interconnection networks," inProc. 1984 Int. Conf. Parallel Processing, Aug. 1984, pp. 155-164.
[29] C. S. Raghavendra and A. Varma, "INDRA: A class of interconnection networks with redundant paths," inProc. 1984 Real Time Syst. Symp., Dec. 1984.
[30] V. Cherkassky, E. Opper, and M. Malek, "Reliability and fault diagnosis analysis of fault tolerant multistage interconnection networks," inProc. 14th Int. Symp. Fault-Tolerant Computing, June 1984, pp. 246-251.
[31] V. P. Kumar and S. M. Reddy, "Design and analysis of fault-tolerant multistage interconnection networks with low link complexity," inProc. 12th Int. Symp. Comput. Architecture, June 1985, pp. 376- 386.
[32] N.-F. Tzeng, P.-C. Yew, and C.-Q. Zhu, "A fault-tolerant scheme for multistage interconnection networks," inProc. 12th Int. Symp. Comput. Architecture, June 1985, pp. 368-375.
[33] V. P. Kumar, "On highly reliable, high performance multistage interconnection networks," Ph.D. dissertation, Univ. of Iowa, Dec. 1985.
[34] M. Jeng and H. J. Siegel, "A fault-tolerant multistage interconnection network for multiprocessor systems using dynamic redundancy," inProc. 6th Int. Conf. Distrib. Comput. Syst., May 1986, pp. 70-77.
[35] V. P. Kumar and S. M. Reddy, "Augmented shuffle-exchange multistage interconnection networks,"IEEE Comput., vol. 20, no. 6, pp. 30-41, June 1987.
[36] V. P. Kumar and S. M. Reddy, "Fault-tolerant multistage interconnection networks for multiprocessors," inProc. 1988 Princeton Workshop Algorithm, Architecture Technol. Issues in Concurrent Computat., Oct. 1987.
[37] V. P. Kumar and S. M. Reddy, "On a class of fault-tolerant multistage interconnection networks," AT&T Bell Labs. Tech. Memo., Oct. 1986.
[38] C.-T. A. Lea, "A load-sharing banyan network," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 317-324.
[39] M. D. Beaudry, "Performance related reliability for computer systems,"IEEE Trans. Comput., vol. C-27, pp. 540-547, June 1978.
[40] J. Meyer, "On evaluating the performability of degradable computer systems,"IEEE Trans. Comput., vol. C-29, pp. 720-731, Aug. 1980.
[41] A. Reibman, "Modeling the effect of reliability on performance: A performability tutorial," AT&T Bell Labs. Tech. Memo., submitted for publication.
[42] A. Reibman, R. Smith, and K. Trivedi, "Markov and Markov reward model transient analysis: An overview of numerical approaches,"Euro. J. Oper. Res., vol. 40, no. 2, pp. 257-267, May 1989.
[43] J.T. Blake, A.L. Reibman, and K.S. Trivedi, "Sensitivity Analysis of Reliability and Performability Measures for Multiprocessor Systems,"Proc. ACM Conf. Measurement and Modeling of Computing Systems, 1988, pp. 177-186.
[44] L. N. Bhuyan and D. P. Agrawal, "Design and performance of generalized interconnection networks,"IEEE Trans. Comput., vol. C-32, pp. 1081-1090, Dec. 1983.
[45] T.-Y. Feng and C.-L. Wu, "Fault diagnosis for a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-30, pp. 743-758, Oct. 1981.
[46] D. P. Agrawal, "Testing and fault-tolerance of multistage interconnection networks,"IEEE Comput. Mag., pp. 41-53, Apr. 1982.
[47] W. K. Fuchs, J. A. Abraham, and K.H. Huang, "Concurrent error detection in VLSI interconnection networks," inProc. 10th Annu. Int. Symp. Comput. Architecture, 1983, pp. 309-315.
[48] B. Brunner, V. P. Kumar, and C. Petitpierre, "A self-checking switching element for a fault-tolerant multistage interconnection network," submitted for publication.
[49] C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors,"IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.
[50] N. F. Tzeng, P. C. Yew, and C. Q. Zhu, "The performance of a fault-tolerant multistage interconnection network," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 458-465.
[51] A. Varma and C. S. Raghavendra, "Performance analysis of a redundant-path interconnection network," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 474-479.
[52] J. T. Blake, "Comparative analysis of multistage interconnection networks," Ph.D. dissertation, Duke Univ., 1987.
[53] I. Koren and Z. Koren, "Analyzing the connectivity and bandwidth of multi-processors with multi-stage interconnection networks," inConcurrent Computations: Algorithms, Architecture, and Technology, S. Tewksbury, B. Dickinson, and S. Schwartz, Eds. New York: Plenum, 1988, pp. 525-540.
[54] I. Koren and Z. Koren, "On the bandwidth of a multistage network in the presence of faulty components," inProc. I988 Int. Conf. Distributed Comput. Syst., June 1988, pp. 26-32.
[55] W.D. Strecker, "Analysis of the instruction execution rate in certain computer structure," Ph.D. dissertation, Carnegie-Mellon Univ., 1970.
[56] S. Ross,Stochastic Processes. New York: Wiley, 1983.

Index Terms:
performance analysis; fault tolerance; system reliability; fault-tolerant; multistage interconnection networks; augmented shuffle-exchange networks; ASENs; performance; reliability modeling; fault tolerant computing; multiprocessor interconnection networks; performance evaluation.
Citation:
V.P. Kumar, A.L. Reibman, "Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network," IEEE Transactions on Computers, vol. 38, no. 12, pp. 1703-1713, Dec. 1989, doi:10.1109/12.40848
Usage of this product signifies your acceptance of the Terms of Use.