This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Polymorphic-Torus Network
September 1989 (vol. 38 no. 9)
pp. 1345-1351
An interconnection network is presented for a massively parallel fine-grained single-instruction, multiple-data (SIMD) system, called the polymorphic-torus, whose design goal is to provide high communication bandwidth under a packaging constraint. This goal is achieved by the polymorphic principle, which injects switches with circuit-switching capability into every node of a base network (e.g.

[1] M. J. B. Duff, "CLIP4: A large scale integrated circuit array parallel processor," inProc. IJCPR, 1976, pp. 728-733.
[2] K. E. Batcher, "Design of a massively parallel processor,"IEEE Trans. Comput., vol. C-29, pp. 836-840, Sept. 1980.
[3] S. F. Reddaway, "DAP-A flexible number cruncher," inProc. LASL Workshop Vector Parallel Processors, 1978, pp. 233-234.
[4] D. Hillis,The Connection Machine. Cambridge, MA: M.I.T. Press, 1985.
[5] L. Snyder, "Introduction to the configurable highly parallel computer,"IEEE Computer, vol. 15, pp. 47-56, Jan. 1982.
[6] Q. Stout, "Mesh-connected computer with broadcasting,"IEEE Trans. Comput., vol. C-32, pp. 826-830, Sept. 1983.
[7] V. K. Prasanna-Kumar and C. S. Raghavendra, "Array processor with multiple broadcasting," inProc. Annu. Symp. Computer Architecture, June 1985.
[8] D. Kim and K. Hwang, "Mesh-connected array processors with bypass capability for signal/image processing," inProc. Hawaii Conf. Syst. Sci., 1988.
[9] R. Miller, V. K. Prasanna Kumar, D. Reisis, and Q. F. Stout, "Meshes with reconfigurable buses," inProc. 5th MIT Conf. Advanced Res. VLSI(Cambridge, MA), 1988, pp. 163-178.
[10] M. Maresca and H. Li, "Toward connection autonomy of fine grain SIMD parallel architecture," inProc. Int. Conf. Parallel Processing Comput. Vision Display, 1988.
[11] D. Nassimi and S. Sahni, "Finding connected components and connected ones on a mesh-connected parallel computer,"SIAM J. Comput., vol. 9, pp. 744-757, 1980.
[12] H. Li and M. Maresca, "Polymorphic-torus network," inProc. Int. Conf. Parallel Processing, 1987, pp. 411-414.
[13] H. Li and M. Maresca, "Polymorphic-torus: A new architecture for vision computation," inProc. IEEE Work Comput. Architectures Pattern Analysis Machine Intell., Seattle, 1987, pp. 176-183.
[14] M. Maresca and H. Li, "Connection autonomy in SIMD computers: A VLSI implementation,"J. Parallel Distrib. Computing, vol. 7, pp. 302-320, 1989.

Index Terms:
polymorphic-torus network; interconnection network; parallel fine-grained; SIMD; communication bandwidth; circuit-switching capability; wiring complexity; interpackage wiring; Boolean; max/min; sum operations; multiprocessor interconnection networks.
Citation:
H. Li, M. Maresca, "Polymorphic-Torus Network," IEEE Transactions on Computers, vol. 38, no. 9, pp. 1345-1351, Sept. 1989, doi:10.1109/12.29479
Usage of this product signifies your acceptance of the Terms of Use.