This Article 
 Bibliographic References 
 Add to: 
On Serial-Input Multipliers for Two's Complement Numbers
September 1989 (vol. 38 no. 9)
pp. 1341-1345
The author shows that a multiplier already proposed by T. Rhyne and N.R. Strader for unsigned numbers can be used for two's complement numbers as well, provided only that the content of the input registers is held constant, after the introduction of the operand's sign bits, for a number of clock periods equal to the operand's length. The result is derived by the properties of sign-extended two'

[1] L. Dadda and D. Ferrari, "Digital multipliers: A unified approach,"Alta Frequenza, vol. 37, pp. 1079-1086, Nov. 1968.
[2] N. Chen and R. Willoner, "AnO(n)parallel multiplier with bit-sequential input and output,"IEEE Trans. Comput., vol. C-28, pp. 721-727, Oct. 1979.
[3] N. R. Strader and V. T. Rhyne, "A canonical bit sequential multiplier,"IEEE Trans. Comput., vol. C-31, pp. 791-795, Aug. 1982.
[4] L. Dadda, "Some schemes for fast serial input multipliers," inProc. IEEE 6th Symp. Comput. Arithmet., 1983, pp. 52-59.
[5] L. Dadda, "Fast multipliers to two's-complement numbers in serial form," inProc. IEEE 7th Symp. Comput. Arithmet., June 1985, pp. 57-63.
[6] L. Dadda, "Squarers for binary numbers in serial form," inProc. IEEE 7th Symp. Comput. Arithmet., June 1985, pp. 173-180.
[7] T. Rhyne and N. R. Strader, II, "A signed bit-sequential multiplier,"IEEE Trans. Comput., vol. C-35, no. 10, pp. 896-901, Oct. 1986.

Index Terms:
serial-input multipliers; two's complement numbers; sign-extended; linear array; parallel counters; static registers; adders; carry registers; digital arithmetic; multiplying circuits.
L. Dadda, "On Serial-Input Multipliers for Two's Complement Numbers," IEEE Transactions on Computers, vol. 38, no. 9, pp. 1341-1345, Sept. 1989, doi:10.1109/12.29478
Usage of this product signifies your acceptance of the Terms of Use.