This Article 
 Bibliographic References 
 Add to: 
Comments, on 'A Signed Bit-Sequential Multiplier' by T. Rhyne and N.R. Strader II
September 1989 (vol. 38 no. 9)
pp. 1328-1330
With reference to the above mentioned paper, it is stated that the authors' introduction, in which they claim that the references all deal with algorithms for processing unsigned operands, is erroneous. One of their references most certainly does not deal with unsigned operands, as a two's complement number system is one of the module interfacing conventions germane to R. Lyon's (1981) methodol

[1] M. R. Buric and C. A. Mead, "Bit-serial inner product processors in VLSI," inProc. 2nd Caltech Conf. VLSI, 1981, pp. 155-164.
[2] P. M. Chau and W. H. Ku, "A VLSI floating-point signal processor," inVLSI Signal Processing, II, S. Y. Kung, R. E. Owen, and J. G. Nash, Eds. New York: IEEE, 1986, pp. 293-305.
[3] I.-N. Chen and R. Willoner, "AnO(n)parallel multiplier with bit-sequential input and output,"IEEE Trans. Comput., vol. C-28, pp. 721-727, Oct. 1979.
[4] R. Gnanasekaran, "On a bit-serial input and bit-serial output multiplier,"IEEE Trans. Comput., vol. C-32, pp. 878-880, Sept. 1983.
[5] R. W. Linderman,et al., "CUSP: A 2µm CMOS digital signal processor,"IEEE J. Solid-State Circuits, vol. SC-20, pp. 761-769, June 1985.
[6] R. F. Lyon, "A bit-serial VLSI architectural methodology for signal processing," inVLSI 81, J. P. Gray, Ed. New York: Academic 1981, pp. 131-140.
[7] D. J. Myers and P. A. Ivey, "Circuit elements for VLSI signal processing,"British Telecom. Technol. J., vol. 2, pp. 67-77, July 1984.
[8] L. R. Rabiner and B. Gold,Theory and Applications of Digital Signal Processing. Englewood Cliffs, NJ: Prentice Hall, 1975.
[9] H. J. Sips, "Bit-sequential arithmetic for parallel processors,"IEEE Trans. Comput., vol. C-33, pp. 7-21, Jan. 1984.
[10] H. J. Sips, "Comments on 'AnO(n)Parallel multiplier with bit-sequential input and output',"IEEE Trans. Comput., vol. C-31, pp. 325-327, Apr. 1982.
[11] H. J. Sips, "A bit-sequential multi-operand inner-product processor," inProc. Int. Conf. Parallel Processing, Bellaire, MI, 1982.
[12] N. R. Strader and V. T. Rhyne, "A canonical bit-sequential multiplier,"IEEE Trans. Comput., vol. C-31, pp. 791-795, Aug. 1982.
[13] K. S. Trivedi and M. D. Ercegovac, "On-line algorithms for division and multiplication,"IEEE Trans. Comput., vol. C-26, pp. 681-687, July 1977.

Index Terms:
signed bit-sequential multiplier; unsigned operands; digital arithmetic.
S.G. Smith, "Comments, on 'A Signed Bit-Sequential Multiplier' by T. Rhyne and N.R. Strader II," IEEE Transactions on Computers, vol. 38, no. 9, pp. 1328-1330, Sept. 1989, doi:10.1109/12.29473
Usage of this product signifies your acceptance of the Terms of Use.