This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Simulation of a Word Recognition System on Two Parallel Architectures
September 1989 (vol. 38 no. 9)
pp. 1269-1284
The use of two parallel architectures, a single-instruction-stream, multiple-data-stream (SIMD) machine and a VLSI processor array, to implement an isolated word recognition system is examined. SIMD and VLSI processor array algorithms are written for each of the components of the recognition system. The component parallel algorithms are simulated along with two complete recognition systems, one

[1] A. V. Ashajayanthi, S. Rajaram, and N. Viswanadham, "A parallel processor for real-time speech signal processing," inProc. 1979 Int. Conf. Acoust., Speech, Signal Processing, Apr. 1979, pp. 868-871.
[2] G. H. Barnes and S. F. Lundstrom, "Design and validation of a connected network for many-processor multiprocessor systems,"IEEE Computer, vol. 14, no. 12, pp. 31-41, Dec. 1981.
[3] E. C. Bronson and L. Jamieson Siegel, "A parallel architecture for acoustic processing in speech understanding," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 307-311.
[4] M. J. Flynn, "Very high-speed computing systems,"Proc. IEEE, vol. 54, no. 12, pp. 1901-1909, Dec. 1966.
[5] Intel Corp. "Intel MCS-51(tm) family of single chip microcomputers, user's manual," Part No. 121517-001, July 1981.
[6] H. T. Kung, "The structure of parallel algorithms," inAdvances in Computers, Vol. 19, C. Yovits, Ed. New York: Academic, 1980.
[7] J. Makhoul, "Linear prediction: A tutorial review,"Proc. IEEE, vol. 63, no. 4, pp. 561-580, Apr. 1975.
[8] Motorola,MC 68000 16-Bit Microprocessor User's Manual. Englewood Cliffs, NJ: Prentice-Hall, 1982.
[9] C. M. Myers, L. R. Rabiner, and A. E. Rosenberg, "Performance tradeoff in dynamic time warping algorithms for isolated word recognition,"IEEE Trans. Acoust., Speech, Signal Processing. vol. ASSP-28, Dec. 1980.
[10] L. R. Rabiner and R. W. Schafer,Digital Processing of Speech Signals. Englewood Cliffs, NJ: Prentice-Hall, 1978.
[11] L. R. Rabiner and M. R. Sambur, "An algorithm for determining the endpoints of isolated utterances,"Bell Syst. Tech. J., vol. 54, no. 2, pp. 297-315, Feb. 1975.
[12] L. R. Rabiner, S. E. Levinson, A. E. Rosengerg, and J. G. Wilpon, "Speaker independent recognition of isolated words using clustering techniques,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP- 27, no. 4, pp. 336-349, 1977.
[13] H. Sakoe and S. Chiba, "A dynamic programming approach to continuous speech recognition," inProc. Int. Congr. Acoust., Budapest, Hungary, 1971, paper 20C-13.
[14] H. Sakoe and S. Chiba, "Dynamic programming algorithm optimization for spoken word recognition,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-26, Feb. 1978.
[15] L. J. Siegel, "Parallel processing algorithms for linear predictive coding," inProc. 1980 Int. Conf. Acoust., Speech, Signal Processing, Apr. 1980, pp. 960-963.
[16] L. J. Siegel, "Using SIMD machines for speech analysis," inProc. 14th Annu. Hawaii Int. Conf. Syst. Sci., vol. 1, Jan. 1981, pp. 309-318.
[17] H. J. Siegel and R. J. McMillen, "The multistage cube: A versatile interconnection network,"IEEE Computer, vol. 14, no. 12, pp. 65- 76, Dec. 1981.
[18] H. J. Siegel and P. T. Mueller, Jr., "The organization and language design of microprocessors for an SIMD/MIMD system," inProc. 2nd Rocky Mountain Symp. Microcomput., Aug. 1978, pp. 311-340.
[19] L. Snyder, "Introduction to the poker parallel programming environment," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1983, pp. 289-292.
[20] L. J. Siegel, H. Jay Siegel, R. J. Safranek, and M. A. Yoder, "SIMD algorithms to perform linear predictive coding for speech processing applications," inProc. 1980 Int. Conf. Parallel Processing, Aug. 1980, pp. 193-196.
[21] H. Stone, "Parallel computers," inIntroduction to Computer Architecture, H. Stone, Ed. Chicago, IL: SRA, 1975, pp. 327-355.
[22] M. A. Yoder and L. J. Siegel, "Systolic and SIMD algorithms for digital filtering," inProc. Nineteenth Annu. Allerton Conf. Commun., Contr., Comput., Oct. 1981, pp. 880-889.
[23] M. A. Yoder and L. J. Siegel, "Dynamic time warping algorithms for SIMD machines and VLSI processor arrays," inProc. 1982 Int. Conf. Acoust., Speech, Signal Processing, May 1982, pp. 1274-1277.
[24] M. A. Yoder and L. J. Siegel, "Parallel algorithms for isolated and connected word recognition," School of Elect. Eng., Purdue Univ., TR-EE-84-47, Dec. 1984.

Index Terms:
word recognition system; parallel architectures; SIMD; VLSI processor array; parallel algorithms; simulations; 8-MHz MC68000; 12-MHz Intel 8051; digital simulation; parallel algorithms; parallel architectures; speech recognition.
Citation:
M.A. Yoder, L.H. Jamieson, "Simulation of a Word Recognition System on Two Parallel Architectures," IEEE Transactions on Computers, vol. 38, no. 9, pp. 1269-1284, Sept. 1989, doi:10.1109/12.29466
Usage of this product signifies your acceptance of the Terms of Use.