This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Analytic Model of Printed Circuit Wiring Distributions
June 1989 (vol. 38 no. 6)
pp. 898-903
ASCII Text
x 
 
D.C. Schmidt, "An Analytic Model of Printed Circuit Wiring Distributions," IEEE Transactions on Computers, vol. 38, no. 6, pp. 898-903, June, 1989.
 
 
BibTex
x
 
@article{ 10.1109/12.24303,
author = {D.C. Schmidt},
title = {An Analytic Model of Printed Circuit Wiring Distributions},
journal ={IEEE Transactions on Computers},
volume = {38},
number = {6},
issn = {0018-9340},
year = {1989},
pages = {898-903},
doi = {http://doi.ieeecomputersociety.org/10.1109/12.24303},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - JOUR
JO - IEEE Transactions on Computers
TI - An Analytic Model of Printed Circuit Wiring Distributions
IS - 6
SN - 0018-9340
SP898
EP903
EPD - 898-903
A1 - D.C. Schmidt,
PY - 1989
KW - printed circuit; wiring distributions; printed wiring boards; net distributions; segment ratios; segment length; segment congestion; circuit layout; printed circuits; wiring.
VL - 38
JA - IEEE Transactions on Computers
ER -
 
A description is given of a mathematical model of wire segment distribution on printed wiring boards. In this model segment, distributions are broken down into two components: net distributions and segment ratios. The net distribution is closely related to the CAD component placement process, whereas the segment ratio is closely related to the CAD net segmentation process. In most cases net dis

[1] C. Radke, "A justification of an improvement on a useful rule for predicting circuit to pin ratios," inProc. 1969 Design Automat. Conf., pp. 257-267.
[2] C. Goddard, "The role of hybrids in LSI,"IEEE Trans. Components, Hybrids, Manufact. Technol., Dec. 1979.
[3] W. E. Donath, "Equivalence of memory to random logic,"IBM J. Res. Develop., vol. 18, pp. 401-407, 1974.
[4] B. Landman and R. Russo, "On a pin versus block relationship for partitions of logic graphs,"IEEE Trans. Comput., pp. 1469-1479, Dec. 1971.
[5] D. C. Schmidt, "Circuit pack parameter estimation using Rent's rule,"IEEE Trans. Comput.-Aided Design, pp. 186-192, Oct. 1982.
[6] W. E. Donath, "Placement and average interconnection length," IBM Res. Rep. RC 4610, Nov. 6, 1973.
[7] T. Chiba, "Impact of LSI on high-speed computer packaging,"IEEE Trans. Comput., pp. 319-325, Apr. 1978.
[8] I. Sutherland and D. Oestreicher, "How big should a printed circuit board be?"IEEE Trans. Comput., pp. 537-542, May 1973.
[9] W. R. Heller, W. F. Mikhail, and W. E. Donath, "Prediction of wiring and space requirements for LSI,"Design Automat. Fault Tolerant Comput., pp. 117-144, 1978.
[10] A. El Gamal, "Two dimensional stochastic model for interconnections in master slice integrated circuits,"IEEE Circuit Syst., pp. 127-138, Feb. 1981.
[11] W. E. Donath, "Placement and average interconnection lengths of computer logic,"IEEE Trans. Circuits and Syst., vol. CAS-26, no. pp. 272-277, Apr. 1979.
[12] L. C. Suen, "A statistical model for net length estimation," inProc. 19th Annu. Design Automat. Conf., pp. 769-771.

Index Terms:
printed circuit; wiring distributions; printed wiring boards; net distributions; segment ratios; segment length; segment congestion; circuit layout; printed circuits; wiring.
Citation:
D.C. Schmidt, "An Analytic Model of Printed Circuit Wiring Distributions," IEEE Transactions on Computers, vol. 38, no. 6, pp. 898-903, June 1989, doi:10.1109/12.24303
Usage of this product signifies your acceptance of the Terms of Use.