This Article 
 Bibliographic References 
 Add to: 
A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays
June 1989 (vol. 38 no. 6)
pp. 833-844
Presents a critical study of two approaches, the classical RC-cut approach and H.T. Kung and M.S. Lam's (Proc. 1984 MIT Conf. Advanced Res. VLSI p.74-83, 1984) RCS-cut approach, for reconfiguring faulty systolic arrays. The amount of cell (processing element) redundancy needed to ensure successful reconfiguration into an n*n array is considered. It is shown that no polynomial bounded redundancy

[1] B. Bollobas,Extremal Graph Theory. London, England: Academic, 1978, sect. VI.2, pp. 309-326.
[2] J. A. Fortes and C. S. Raghavendra, "Dynamically reconfigurable fault-tolerant processors," inProc. 14th Int. Symp. Fault-Tolerant Comput., 1984, pp. 386-392.
[3] D. Fussel and P. Varman, "Fault-tolerant wafer-scale architectures for VLSI," inProc. 9th Annu. Symp. Comput. Architecture, May 1982.
[4] J. W. Greene and A. El Gamal, "Area and delay penalties in restructurable wafer scale arrays," inProc. 3rd Caltech Conf. VLSI, 1983, pp. 165-184.
[5] V. Gupta and A. Zorat, "On constructing a grid of processors for wafer scale integration," Tech. Rep. TR-83/061, Dep. Comput. Sci., S.U.N.Y., Stony Brook, New York, 1983.
[6] K. S. Hedlund, "Wafer scale integration of parallel processors," Tech. Rep. CSD-TR-422, Purdue Univ., 1982.
[7] I. Koren, "A reconfigurable and fault-tolerant VLSI multiprocessor array," inProc. 8th Int. Symp. Comput. Architecture, Minneapolis, MN, May 1981, pp. 425-442.
[8] K. H. K. Kuang and J. A. Abraham, "Low cost schemes for faulttolerance with processor arrays," inProc. 9th Int. Symp. Comput. Architecture, 1982, pp. 330-337.
[9] H. T. Kung and M. S. Lam, "Fault-tolerance and two-level pipelining in VLSI systolic arrays, " inProc. 1984 M. I. T. Conf. Advanced Res. VLSI, 1984, pp. 74-83.
[10] F. T. Leighton and C. E. Leiserson, "Wafer-scale integration of systolic arrays,"IEEE Trans. Comput., vol. C-34, pp. 448-461, May 1985.
[11] H. F. Li, R. Jayakumar, and C. Lam, "Restructuring for fault-tolerant systolic arrays,"IEEE Trans. Comput.vol. C-38, pp. 307-311, Feb. 1989. Also available as Tech. Rep. CCSD-VLSI-86-1, Dep. Comput. Sci., Concordia Univ., Montreal, Canada, 1986.
[12] T. E. Mangir and A. Avizienis, "Fault-tolerant designs for VLSI: Effect of interconnect requirements on yield improvement of VLSI designs,"IEEE Trans. Comput., vol. C-31, pp. 609-615, July 1982.
[13] D. K. Pradhan and S. M. Reddy, "A fault-tolerant communication architecture for distributed systems,"IEEE Trans. Comput., vol. C- 31, pp. 863-870, Sept. 1982.
[14] D. K. Pradhan, "Fault-tolerant architectures for multiprocessors and VLSI systems," inProc. 13th Int. Symp. Fault-Tolerant Comput., 1983, pp. 436-441.
[15] D. K. Pradhan, "Dynamically restructurable fault-tolerant processor network architectures,"IEEE Trans. Comput., vol. C-34, pp. 434-447, May 1985.
[16] A. L. Rosenberg, "The Diogenes approach to testable fault-tolerant array of processors,"IEEE Trans. Comput., vol. C-32, pp. 902-910, Oct. 1983.
[17] M. Sami and R. Stefanelli, "Reconfigurable architectures for VLSI processing arrays," inProc. Nat. Comput. Conf., 1983, pp. 565- 577.

Index Terms:
faulty systolic arrays; redundancy; faulty cells; square array; fault tolerance; minimal fault pattern; cellular arrays; fault tolerant computing; redundancy.
C.W.H. Lam, H.F. Li, R. Jayakumar, "A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays," IEEE Transactions on Computers, vol. 38, no. 6, pp. 833-844, June 1989, doi:10.1109/12.24292
Usage of this product signifies your acceptance of the Terms of Use.