
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
T. Sasao, "On the Optimal Design of MultipleValued PLAs," IEEE Transactions on Computers, vol. 38, no. 4, pp. 582592, April, 1989.  
BibTex  x  
@article{ 10.1109/12.21150, author = {T. Sasao}, title = {On the Optimal Design of MultipleValued PLAs}, journal ={IEEE Transactions on Computers}, volume = {38}, number = {4}, issn = {00189340}, year = {1989}, pages = {582592}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.21150}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  On the Optimal Design of MultipleValued PLAs IS  4 SN  00189340 SP582 EP592 EPD  582592 A1  T. Sasao, PY  1989 KW  optimal design; multiplevalued PLAs; programmable logic arrays; literal functions; 2bit decoders; permutation network; logic arrays; logic design; manyvalued logics. VL  38 JA  IEEE Transactions on Computers ER   
[1] E. A. Bender, J. T. Butler, and H. G. Kerkhoff, "Comparing the sum with the max for use in fourvalued PLA's," inProc. ISMVL85, May 1985, pp. 3035.
[2] R. G. Daniels and W. C. Bruce, "Builtin selftest trends in Motorola microprocessors,"IEEE Design Test, pp. 6471, Apr. 1985.
[3] J. A. Darringer and W. H. Joyer, Jr., "A new lookat logic synthesis," inProc. 17th Design Automat. Conf. 1980, pp. 543549.
[4] A. J. de Geus and W. Cohen, "Optimization of combinational logic using a rule based expert system,"J. IEEE Design Test, Aug. 1985, pp. 2232.
[5] H. Fleisher, "The implementation and use of multivalued logic in a VLSI environment," inProc. ISMVL83, May 1983, pp. 138143.
[6] D. A. Freitas and K. W. Current, "CMOS circuit for quaternary encoding and decoding," inProc. ISMVL84, May 1984, pp. 164 168.
[7] S. J. Hong, R. G. Cain, and D. L. Ostapko, "MINI: A heuristic approach for logic minimization,"IBM J. Res. Develop., pp. 443 458, Sept. 1974.
[8] S. L. Hurst, "Multiplevalue logic: Its status and its future,"IEEE Trans. Comput., vol. C33, pp. 11601179, Dec. 1984.
[9] M. Imme and C. A. Papachristou, "Simplification of MVL functions and implementation via a VLSI array structure," inProc. ISMVL85, May 1985, pp. 242248.
[10] M. Kameyama, T. Hanyu, M. Esashi, T. Higuchi, and T. Ito, "Implementation of quaternary NMOS integrated circuits for pipelined image processing," inProc. ISMVL85, May 1985, pp. 226232.
[11] HL Kuo and KY Fang, "The multiplevalued programmable logic array and its application in modular design" inProc. ISMVL85, May 1985, pp. 1018.
[12] H. F. Law and M. Shoji, "PLA design of the BELLMAC32A microprocessor," inProc. ICCC82, 1982, pp. 161164.
[13] E. J. McCluskey, "Logic design of MOS ternary logic," inProc. ISMVL80, June 1980, pp. 15.
[14] S. Powell, E. Iodice, and E. Friedman, "An automated, low power, high speed complementary PLA design system for VLSI application," inProc. ICCD84, 1984, pp. 314319.
[15] R. Rudell and A. L. M. SangiovanniVincentelli, "ESPRESSOMV: Algorithms for multiplevalued logic minimization," inProc. 1985 Custom Integrated Circuits Conf., May 1985, pp. 230234.
[16] T. Sasao, "Multiplevalued decomposition of generalized Boolean functions and the complexity of programmable logic arrays,"IEEE Trans. Comput., vol. C30, pp. 635643, Sept. 1981.
[17] T. Sasao, "Input variable assignment and output phase optimization of PLA's,"IEEE Trans. Comput., vol. C33, pp. 879894, Oct. 1984.
[18] T. Sasao,Programmable Logic Array: How to make and How to Use, (in Japanese) Tokyo, Japan, NIKKAN KOGYOU, May, 1986.
[19] T. Sasao, "MACDAS: Multilevel ANDOR Circuit Synthesis Using TwoVariable Function Generators,"Proc. Design Automation Conf., 1986, pp. 8693.
[20] W. R. Smith, III, "Minimization of multivalued functions," inComputer Science and MultipleValued Logic, D. C. Rine Ed. New York: North Holland, 1977.
[21] P. Tirumalai and J. T. Butler, "On the realization of multiplevalued logic functions using CCD PLA's," inProc. ISMVL84, May 1984, pp. 3342, and Addendum distributed at ISMVL84.
[22] C. Zukeran, C. Afuso, M. Kameyama, and T. Higuchi, "Design of new lowpower quaternary CMOS logic circuits based on multiple ion implants," inProc. ISMVL85, May 1985, pp. 8490.