This Article 
 Bibliographic References 
 Add to: 
Reconfiguration of VLSI/WSI Mesh Array Processors with Two-Level Redundancy
April 1989 (vol. 38 no. 4)
pp. 547-554
Reconfiguration schemes for replacing faulty cells (processing elements) with spare cells are introduced for massive parallel rectangular mesh array processors with fine-grained cells. The authors introduce the concept of two-level redundancy as an effective way of using redundant units to reduce the complexity of reconfiguration control circuitry, to limit the length of connecting wires after

[1] IEEE Computer, Special Issue on Systolic Arrays, July 1987.
[2] H. T. Kung, "Why systolic architectures?,"IEEE Computer, pp. 37- 46, Jan. 1982.
[3] K. E. Batcher, "Design of a massively parallel processor,"IEEE Trans. Comput., pp. 836-840, Sept. 1980.
[4] S. Y. H. Su, M. Wang, and K. K. Saluja, "Fault-tolerant VLSI/WSI systolic architecture," inProc. 9th Int. Conf. Fault-Tolerant Syst. Diagnost., Brno, Czechoslovia, June 1986, pp. 36-44.
[5] S. Y. H. SU, M. Cutler, and M. Wang, "Fault detection and location for tree array processors," inProc. 11th Int. Conf. Fault Tolerant Syst. Diagnos., Suhl, German Democratic Republic, June 6-8, 1988, Summary inProc. CompEuro'87 Conf. VLSI Comput., Hamburg, West Germany, May 11-15, 1987.
[6] I. Koren, "A reconfigurable and fault-tolerant VLSI multiprocessor array," inProc. 8th Int. Symp. Comput. Architecture, Minneapolis, MN, May 1981, pp. 425-442.
[7] S. Y. Kuo and W. K. Fuchs, "Efficient spare allocation in reconfigurable arrays,"IEEE Design Test, pp. 24-31, Feb. 1987.
[8] M. Sami and R. Stefanelli, "Reconfigurable architecture for VLSI processor arrays,"Proc. IEEE, pp. 712-721, May 1986.
[9] K. S. Hedlund and L. Snyder, "Systolic architectures-A wafer scale approach," inProc. ICCD-84, pp. 604-610.
[10] M. Wang, M. Culter, and S. Y. H. Su, "On-line error detection and reconfiguration of array processors with two-level redundancy," inProc. 1987 CompEuro. Conf. VLSI Comput., Hamburg, West Germany, May 11-15, 1987, pp. 703-706.
[11] D. Wismer and R. Chattergy,Introduction to Nonlinear Optimization. New York: North-Holland, 1978.
[12] B. T. Murphy, "Cost-size optima of monolithic integrated circuits,"Proc. IEEE, vol. 52, pp. 1537-1545, 1964.
[13] C. H. Stapper, "Defect density distribution for LSI yield calculation,"IEEE Trans. Electron. Devices, pp. 655-657, July 1973.
[14] T. Mangir and A. Avizienis, "Fault-tolerant design for VLSI: Effect of interconnect requirements on yield improvement of VLSI designs,"IEEE Trans. Comput., pp. 609-615, July 1982.
[15] I. Koren and D. J. Pradhan, "Modeling the effect of redundancy on yield and performance of VLSI systems,"IEEE Trans. Comput., vol. C-36, pp. 344-355, 1987.
[16] W. Feller,An Introduction to Probability Theory and its Applications. New York: Wiley, 1967.
[17] M. Wang, M. Cutler, and S. Y. H. Su, "Yield analysis of WSI systolic arrays with two-level redundancy," inYield Modeling and Defect Tolerance in VLSI, W. Moore, W. Maly, and A. Strojwas, Eds. Bistol, England: Hilger, 1988.

Index Terms:
reconfiguration; distributed defects; VLSI/WSI mesh array processors; two-level redundancy; processing elements; parallel rectangular; complexity; manufacturing yield; operation reliability; optimization technique; combinatorial analysis; clustered defects; fault tolerant computing; parallel processing; VLSI.
M. Wang, M. Cutler, S.H. Su, "Reconfiguration of VLSI/WSI Mesh Array Processors with Two-Level Redundancy," IEEE Transactions on Computers, vol. 38, no. 4, pp. 547-554, April 1989, doi:10.1109/12.21147
Usage of this product signifies your acceptance of the Terms of Use.