This Article 
 Bibliographic References 
 Add to: 
On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement
April 1989 (vol. 38 no. 4)
pp. 515-525

[1] J. Fortes and B. W. Wah, "Systolic arrays--From concept to implementation,"IEEE Comput. Mag., vol. 20, pp. 12-17, July 1987.
[2] I. Koren and D. K. Pradhan, "Yield and performance enhancement through redundancy in VLSI and WSI multiprocessor systems,"Proc. IEEE, vol. 74, pp. 699-711, May 1986.
[3] T. Leighton and C. E. Leiserson, "Wafer scale integration of systolic arrays,"IEEE Trans. Comput., pp. 448-461, May 1985.
[4] K. S. Hedland, "WASP-A wafer scale systolic processor," inProc. 1985 Int. Conf. Comput. Design, Oct. 1985, pp. 665-671.
[5] H. T. Kung and M. S. Lam, "Fault-tolerance and two level pipelining in VLSI systolic arrays," inProc. MIT Conf. Adv. Res. VLSI, Jan. 1984, pp. 74-83.
[6] A. L. Rosenberg, "The Diogenes approach to testable fault tolerant arrays of processors,"IEEE Trans. Comput., vol. C-32, pp. 902- 910, Oct. 1983.
[7] J. W. Greene and A. Gamal, "Area and delay penalties in restructurable wafer scale arrays,"J. ACM, pp. 47-56, Oct. 1984.
[8] I. Koren, "A reconfigurable and fault-tolerant VLSI multiprocessor array," inProc. 8th Int. Symp. Comput. Architecture, Minneapolis, MN, May 1981, pp. 425-442.
[9] M. Sami and R. Stefanelli, "Reconfiguration architectures for VLSI processing arrays,"Proc. IEEE, pp. 712-722, May 1986.
[10] F. Lombardi, R. Negrini, M. G. Sami, and R. Stefanelli, "Reconfiguration of VLSI arrays: A covering approach," inProc. FTCS-17, 1987, pp. 251-256.
[11] S. Y. Kung, "On supercomputing with systolic/wavefront array processors,"Proc. IEEE, July 1984.
[12] S. Y. Kuo and W. K. Fuchs, "Efficient spare allocation for reconfigurable arrays,"IEEE Design Test Comput., pp. 24-31, Feb. 1987.
[13] J. H. Kim, "On-line detection of errors in homogeneous multiprocessor systems," inProc. 1986 Real Time Syst. Symp., Dec. 1986, pp. 55-62.
[14] Y. H. Choi, S. H. Han, and M. Malek, "Fault diagnosis of reconfigurable systolic arrays," inProc. 1984 Int. Conf. Comput. Design, pp. 451-455.
[15] K. H. Huang and J. A. Abraham, "Low cost schemes for fault tolerant in matrix operation with processor arrays," inProc. FTCS-12, June 1982.
[16] J.-Y. Jou and J. A. Abraham, "Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structures,"Proc. IEEE, pp. 732-741, May 1986.
[17] J. H. Patel and L. Y. Fung, "Concurrent error detection in multiply and divide arrays,"IEEE Trans. Comput., vol. C-32, pp. 417-422, Apr. 1983.
[18] I. Koren and M. Breuer, "On area and yield considerations for fault-tolerant VLSI processor arrays,"IEEE Trans. Comput., vol. C-33, pp. 21-27, Jan. 1984.
[19] P. D. Franzon, "Yield modeling for fault-tolerant arrays," inProc. Int. Workshop on Systolic Arrays, Univ. of Oxford, England, July 1986.
[20] J. H. Kim, "On the design of easily testable and reconfigurable VLSI processor arrays," Ph.D. dissertation, Univ. of Iowa, 1987.

J.H. Kim, S.M. Reddy, "On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement," IEEE Transactions on Computers, vol. 38, no. 4, pp. 515-525, April 1989, doi:10.1109/12.21144
Usage of this product signifies your acceptance of the Terms of Use.