This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Diagnosis and Repair of Memory with Coupling Faults
April 1989 (vol. 38 no. 4)
pp. 493-500
The problem of diagnosis and spare allocation for random-access memory (RAM) with coupling faults is addressed. A number of spare allocation algorithms for RAM with row and column redundancy have recently been proposed. These procedures, however, have been restricted to repair stuck-at faults. The authors examine both diagnosis and repair of coupling faults in RAMs utilizing spare rows and colu

[1] S. E. Schuster, "Multiple word/bit line redundancy for semiconductor memories,"IEEE J. Solid-State Circuits, vol. SC-13, pp. 698-703, Oct. 1978.
[2] R.C. Aubusson and I. Catt, "Wafer-Scale Integration -- A Fault-Tolerant Procedure,"IEEE J. Solid-State Circuits, Vol. SC-13, No. 3, June 1978, pp. 339-344.
[3] R. T. Smith, J. D. Chlipala, J. F. M. Bindels, R. G. Nelson, F. H. Fischer, and T.F. Mantz, "Laser programmable redundancy and yield improvement in a 64K DRAM,"IEEE J. Solid-State Circuits, vol. SC-16, no. 5, pp. 506-514, Oct. 1981.
[4] t>[4] W. R. Moore, "A review of fault-tolerant techniques for the enhancement of integrated circuit yield,"Proc. IEEE, vol. 74, pp. 684-697, May 1986.
[5] J. P. Hayes, "Detection of pattern-sensitive faults in random-access memories,"IEEE Trans. Comput., vol. C-24, pp. 150-157, Feb. 1975.
[6] M. S. Abadir and H. K. Reghbati, "Functional testing of semiconductor random access memories,"Comput. Surveys, vol. 15, no. 3, pp. 175-198, Sept. 1983.
[7] R. Nair, S. M. Thatte, and J. A. Abraham, "Efficient algorithms for testing semiconductor random-access memories,"IEEE Trans. Comput., vol. C-27, pp. 572-576, June 1978.
[8] R. Nair, "Comments on 'An optimal algorithm for testing stuck-at faults in random access memories',"IEEE Trans. Comput., vol. C- 28, pp. 258-261, Mar. 1979.
[9] D. S. Suk and S. M. Reddy, "A march test for functional faults in semiconductor random access memories,"IEEE Trans. Comput., vol. C-30, pp. 982-985, Dec. 1981.
[10] W. Barraclough, A. C. L. Chiang, and W. Sohl, "Techniques for testing the microcomputer family,"Proc. IEEE, vol. 64, pp. 943- 950, June 1976.
[11] J. Day, "A fault-driven comprehensive redundancy algorithm,"IEEE Design Test, vol. 2, pp. 35-44, June 1985.
[12] S. Y. Kuo and W. K. Fuchs, "Efficient spare allocation in reconfigurable arrays,"IEEE Design Test, vol. 4, pp. 15-22, Feb. 1987.
[13] C.-L. Wey and F. Lombardi, "On the repair of redundant RAM's,"IEEE Trans. Comput.-Aided Design, vol. CAD-6, no. 2, pp. 222-231, Mar. 1987.
[14] R. W. Haddad and A. T. Dahbura, "Increased throughput for the testing and repair of RAMS with redundancy," inProc. IEEE Int. Conf. Comput.-Aided Design, 1987, pp. 230-233.
[15] N. Hasan and C. L. Liu, "Minimum fault coverage in reconfigurable arrays," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 348-353.
[16] F. Lombardi and W. K. Huang, "Approaches for the repair of VLSI/WSI RRAMs by row/column deletion," inProc. 18th Int. Conf. Fault-Tolerant Comput. Symp. (FTCS-18), July 1988, pp. 342-347.
[17] R. Dekker, F. Beenker, L. Thijssen, "Fault Modeling and Test Algorithm Development for Static Random Access Memories,"Proc. IEEE Int'l Test Conf., Sept. 1988, pp. 343-352.
[18] A. D. Singh, "An area efficient redundancy scheme for wafer scale processor arrays," inProc. IEEE Int. Conf. Comput. Design, Oct. 1985, pp. 505-509.
[19] S. Y. Kuo and W. K. Fuchs, "Spare allocation and reconfiguration in large area VLSI," inProc. 25th ACM/IEEE Design Automat. Conf., 1988, pp. 609-612.
[20] M. R. Garey and D. S. Johnson,Computers and Intractability: A Guide to Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
[21] M. Tarr, D. Boudreau, and R. Murphy, "Defect analysis system speeds test and repair of redundant memories,"Electron., pp. 175- 179, Jan. 12, 1984.
[22] C. H. Stapper, "Block alignment: A method for increasing the yield of memory chips that are partially good," inProc. Int. Workshop Defect Fault Tolerance VLSI Syst., Oct. 1988, pp. 6.3-1-6.3-11.
[23] C. H. Stapper, A. N. McLaren, and M. Dreckmann, "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product,"IBM J. Res. Develop., vol. 24, pp. 398-409, May 1980.
[24] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuit yield statistics,"Proc. IEEE, vol. 71, pp. 453-470, Apr. 1983.

Index Terms:
memory repair; memory diagnosis; row redundancy; coupling faults; spare allocation; random-access memory; column redundancy; stuck-at faults; graph model; fault location; integrated memory circuits; random-access storage.
Citation:
M.-F. Chang, W.K. Fuchs, J.H. Patel, "Diagnosis and Repair of Memory with Coupling Faults," IEEE Transactions on Computers, vol. 38, no. 4, pp. 493-500, April 1989, doi:10.1109/12.21142
Usage of this product signifies your acceptance of the Terms of Use.