This Article 
 Bibliographic References 
 Add to: 
Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors
April 1989 (vol. 38 no. 4)
pp. 484-492
The authors study the tolerance of defects faults in cache memories. They argue that, even though the major components of a cache are linear RAMs (random-access memories), traditional techniques used for fault/defect tolerance in RAMs may be neither appropriate nor necessary for cache memories. They suggest a scheme that allows a cache to continue operation in the presence of defective/faulty b

[1] A. Agarwal, R.L. Sites, and M. Horowitz, "ATUM: A New Technique for Capturing Address Traces Using Microcode,"13th Int'l Symp. Computer Architecture, 1986, IEEE Computer Soc. Press, Los Alamitos, Calif., pp. 119-127.
[2] A. Agarwal, P. Chow, M. Horowitz, J. Acken, A. Salz, and J. Hennessy, "On-chip instruction caches for high performance processors," inProc. Conf. Advanc. Res. VLSI, Stanford, Mar. 1987.
[3] D. Alpert, J. Levy, and B. Maytal, "Architecture of the NS32532 microprocessor," inProc. IEEE Int. Conf. Comput. Design, Oct. 1987.
[4] D. W. Archer, D. R. Deverell, T. F. Fox, P. E. Gronowski, A. K. Jain, M. Leary, D. G. Miner, A. Olesin, S. D. Persels, P. I. Rubinfeld, and R. M. Supnik, "A CMOS VAX microprocessor with on-chip cache and memory management,"IEEE J. Solid-State Circuits, vol. SC-22, pp. 849-852, Oct. 1987.
[5] J.-L. Baer and W.-H. Wang, "On the Inclusion Properties for Multi-Level Cache Hierarchies,"Proc. 15th Ann. Int'l Symp. Computer Architecture, IEEE-CS Press, Los Alamitos, Calif., Order No. 861, 1988, pp. 73-80.
[6] A. D. Berenbaum, B. W. Colbry, D. R. Ditzel, R. D. Freeman, H. R. McLellan, K. J. O'Connor, and M. Shoji, "CRISP: A pipelined 32- bit microprocessor with 13-kbit of cache memory,"IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 776-782, Oct. 1987.
[7] P. W. Bosshartet al., "A 553K-transistor LISP processor chip,"IEEE J. Solid-State Circuits, vol. SC-22, pp. 808-819, Oct. 1987.
[8] J.R. Goodman, "Using Cache Memory to Reduce Processor Memory Traffic,"Proc. 10th Symp. Computer Architecture, IEEE CS Press, Los Alamitos, Calif., Order No. 473 (microfiche only), 1983, pp. 124-131.
[9] M. Horowitz, P. Chow, D. Stark, R. T. Simoni, A. Salz, S. Przybylski, J. Hennessy, G. Gulak, A. Agarwal, and J. M. Acken, "MIPS-X: A 20-MIPS peak, 32-bit microprocessor with on-chip cache,"IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 790-799, Oct. 1987.
[10] I. Koren and D. J. Pradhan, "Modeling the effect of redundancy on yield and performance of VLSI systems,"IEEE Trans. Comput., vol. C-36, pp. 344-355, 1987.
[11] J. S. Liptay, "Structural aspects of the System/360 Model 85 Part II: The cache,"IBM Syst. J., vol. 7, pp. 15-21, 1968.
[12] D. MacGregor, D. Mothersole, and B. Moyer, "The Motorola MC68020,"IEEE Micro, pp. 101-118, Aug. 1984.
[13] W. R. Moore, "A review of fault-tolerant techniques for the enhancement of integated circuit yield,"Proc. IEEE, vol. 74, pp. 684-697, May 1986.
[14] A. Patel, "An inside look at the Z80,000 CPU: Zilog's new 32-bit microprocessor," inProc. AFIPS Nat. Comput. Conf., July 1984, pp. 83-91.
[15] D. A. Patterson and C. H. Sequin, "Design considerations for single-chip computers of the future,"IEEE Trans. Comput., vol. C-29, pp. 108-116, Feb. 1980.
[16] D. Patterson et al., "Architecture of a VLSI Instruction Cache,"Proc. 10th Ann. Symp. Computer Architecture, ACM SIGarch, Vol. 11, No. 3, June 1983, pp. 108-116.
[17] D. Phillips, "The Z80000 Microprocessor,"IEEE Micro, pp. 23-26, Dec. 1985.
[18] D. K. Pradhan,Fault Tolerant Computing: Theory and Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1986.
[19] A. Smith, "Cache Memories,"Computing Surveys, Vol. 14, No. 3, Sept. 1982, pp. 473- 530.
[20] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuit yield Statistics,"Proc. IEEE, vol. 71, pp. 453-470, Apr. 1983.

Index Terms:
cache memory organization; yield; high performance VLSI processors; tolerance of defects faults; linear RAMs; trace-driven simulation analysis; performance degradation; buffer storage; fault location; integrated memory circuits; random-access storage; storage management chips; VLSI.
G.S. Sohi, "Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors," IEEE Transactions on Computers, vol. 38, no. 4, pp. 484-492, April 1989, doi:10.1109/12.21141
Usage of this product signifies your acceptance of the Terms of Use.