
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
V.K.P. Kumar, Y.C. Tsai, "On Mapping Algorithms to Linear and FaultTolerant Systolic Arrays," IEEE Transactions on Computers, vol. 38, no. 3, pp. 470478, March, 1989.  
BibTex  x  
@article{ 10.1109/12.21135, author = {V.K.P. Kumar and Y.C. Tsai}, title = {On Mapping Algorithms to Linear and FaultTolerant Systolic Arrays}, journal ={IEEE Transactions on Computers}, volume = {38}, number = {3}, issn = {00189340}, year = {1989}, pages = {470478}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.21135}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  On Mapping Algorithms to Linear and FaultTolerant Systolic Arrays IS  3 SN  00189340 SP470 EP478 EPD  470478 A1  V.K.P. Kumar, A1  Y.C. Tsai, PY  1989 KW  linear systolic arrays; algorithms; faulttolerant systolic arrays; mapping technique; matrix computations; linearly connected arrays; processor elements; VLSI model; propagation delay; Diogenes methodology; cellular arrays; fault tolerant computing. VL  38 JA  IEEE Transactions on Computers ER   
[1] M. Chen, "A design methodology for synthesizing parallel algorithms and architectures,"J. Parallel Distributed Comput., pp. 461491, Dec. 1986.
[2] P. R. Cappello and K. Seiglitz, "Unifying VLSI array designs with geometric transformation," inProc. Int. Conf. Parallel Processing, 1983.
[3] J. A. B. Fortes, K. S. Fu, and B. W. Wah, "Systematic approaches to the design of algorithmically specified systolic arrays," Tech. Rep., Dep. Elec. Eng., Purdue Univ., 1984.
[4] J. Ja'Ja' and V. K. Prasanna Kumar, "Information transfer in distributed computing with applications to VLSI,"J. ACM, Jan. 1984.
[5] H. T. Kung and C. E. Leiserson, "Systolic arrays (for VLSI)," inProc. SIAM Conf. Appl. Math., 1979, pp. 256282.
[6] V. K. Prasanna Kumar and YuChen Tsai, "On mapping algorithms to linear and fault tolerant systolic arrays," inProc. ICCD, 1986.
[7] V. K. Prasanna Kumar and YuChen Tsai, "On designing an optimal family of linear systolic arrays for matrix multiplication," U.S.C. Tech. Rep., June 1987.
[8] S. Y. Kung, "On supercomputing with systolic/wavefront array processors,"Proc. IEEE, vol. 72, July 1984.
[9] A. V. Kulkari and D'. W. L. Yen, "Systolic processing and an implementation for signal and image processing,"IEEE Trans. Comput., vol. C31, pp. 10001009, Oct. 1982.
[10] G. Melhem and W. C. Rheinboldt, "A mathematical model for the verification of systolic networks,"SIAM J. Comput., vol. 13, pp. 541565, Aug. 1984.
[11] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: AddisonWesley, 1980, pp. 150152.
[12] P. Quinton, "Automatic synthesis of systolic arrays from uniform recurrent equations," inProc. 11th Annu. Symp. Comput. Architecture, 1984, pp. 208214.
[13] J. Raffel, "On the use of nonvolatile programmable links for restructurable VLSI," inProc. Caltech Conf. Very Large Scale Integration, Jan. 1979, pp. 95104.
[14] C. S. Raghavendra, V. K. Prasanna Kumar, and A. Varma, "On systolic processing with bounded I/O bandwidth," inProc. ICCD 1985.
[15] I. V. Ramakrishnan and P. J. Varman, "Synthesis of an optimal family of matrix multiplication algorithms on linear arrays," Tech. Rep., Univ. of Maryland, Dep. Comput. Sci.;Proc. ICPP, 1985.
[16] I. V. Ramakrishnan, D. S. Fussell, and A. Silberschatz, "Systolic matrix multiplication on a linear array," inProc. Twentieth Annu. Allerton Conf. Comput., Contr., Commun., Oct. 1982.
[17] A. Rosenberg, "The Diogenes approach to testable faulttolerant networks of processors,"IEEE Trans. Comput., vol. C32, pp. 902 910, 1983.
[18] P. J. Varman and I. V. Ramakrishnan, "Optimal matrix multiplication on faulttolerant VLSI array," inProc. ICALP, 1985.
[19] P. J. Varman and I. V. Ramakrishnan, "A faulttolerant VLSI matrix multiplier," inProc. Int. Conf. Parallel Processing, 1986.