|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ASCII Text | x | ||
| "The PM221 interconnection network," IEEE Transactions on Computers, vol. 38, no. 2, pp. 302,303,304,305,306,307, February, 1989. | |||
| BibTex | x | ||
| @article{ 10.1109/12.16510, author = {}, title = {The PM221 interconnection network}, journal ={IEEE Transactions on Computers}, volume = {38}, number = {2}, issn = {0018-9340}, year = {1989}, pages = {302,303,304,305,306,307}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.16510}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - The PM221 interconnection network IS - 2 SN - 0018-9340 SP EP EPD - 302,303,304,305,306,307 PY - 1989 KW - multiprocessor interconnection networks KW - switching stages KW - PM221 interconnection network KW - multiplier recoding technique KW - Multiprocessor interconnection networks KW - Switches VL - 38 JA - IEEE Transactions on Computers ER - | |||
[1] T. Feng, "Data manipulating functions in parallel processors and their implementations,"IEEE Trans. Comput., vol. C-23, pp. 309-318, Mar. 1974.
[2] H. J. Siegel and S. D. Smith, "Study of multistage SIMD interconnection networks," inProc. 5th Annu. Symp. Comput. Architecture, Apr. 1978, pp. 223-229.
[3] R. J. McMillen and H. J. Siegel, "Routing schemes for the augmented data manipulator network in an MIMD system,"IEEE Trans. Comput., vol. C-31, pp. 1202-1214, Dec. 1982.
[4] S. D. Smith, H. J. Siegel, R. J. McMillen, and G. B. Adams III, "Use of the augmented data manipulator multistage network for SIMD machines," inProc. Int. Conf. Parallel Processing, Aug. 1980, pp. 75-78.
[5] D. S. Parker and C. S. Raghavendra, "The gamma network,"IEEE Trans. Comput., vol. C-33, pp. 367-373, Apr. 1984.
[6] S. Anderson, J. Earle, R. Goldschmitt, and D. Powers, "The IBM System/360 Model 91: Floating-point execution unit,"IBM J. Res. Develop., pp. 34-53, Jan. 1967.
[7] V. C. Hamacher, Z. G. Vranesic, and S. G. Zaky,Computer Organization, 2nd ed. New York: McGraw-Hill, 1984.
[8] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-30, pp. 771-780, Oct. 1981.
[9] D. M. Dias and J. R. Jump, "Analysis and simulation of buffered delta networks,"IEEE Trans. Comput., vol. C-30, pp. 273-282, Apr. 1981.
[10] H. Yoon, K. Y. Lee, and M. T. Liu, "Performance analysis and comparison of packet switching interconnection networks," inProc. 1987 Int. Conf. Parallel Processing, Aug. 1987, pp. 542-545.

