This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Novel Technique for Efficient Parallel Implementation of a Classical Logic/Fault Simulation Problem
December 1988 (vol. 37 no. 12)
pp. 1569-1577
A technique is presented for formulating the logic/fault simulation of VLSI array logic in terms of standard vector and matrix operation primitives that are well supported on all scientific supercomputers, high-end mainframes, and minisupercomputers that provide vector parallel hardware and software. The overall computing environment is assumed to be a scientific/engineering one, with Fortran a

[1] T. Blank, "A survey of hardware accelerators used in computer-aided design,"IEEE Design Test Comput., vol. 1, pp. 21-39, Aug. 1984.
[2] H. Fleisher and L. I. Maissel, "An introduction to array logic,"IBM J. Res. Develop., vol. 19, pp. 98-109, Mar. 1975.
[3] E. I. Muehldorf and T. W. Williams, "Optimized stuck fault test pattern generation for PLA macros," inDig. Semiconductor Test Symp., Cherry Hill, NJ, Oct. 25-27, 1977, pp. 88-101.
[4] D. L. Ostapko and S. J. Hong, "Fault analysis and test generation for programmable logic arrays,"IEEE Trans. Comput., vol. C-28, pp. 617-626, Sept. 1979.
[5] J. Smith, "Detection of faults in programmable logic arrays,"IEEE Trans. Comput., vol. C-28, pp. 845-853, Nov. 1979.
[6] P. Bose and J. A. Abraham, "Test generation for programmable logic arrays," inProc. 19th Design Automat. Conf., Las Vegas, NV, June 1982, pp. 574-580.
[7] P. Bose, "Logical fault analysis and design for testability of programmable logic arrays," inProc. 23rd Annu. Allerton Conf., Monticello, Oct. 1985, pp. 158-167.
[8] P. Bose, "Functional testing of programmable logic arrays," IBM Res. Rep. RC 10681, Oct. 1984.
[9] R. S. Wei and A. Sangiovanni-Vincentelli, "PLATYPUS: A PLA test pattern generation tool,"IEEE Trans. Comput.-Aided Design, vol. CAD-5, pp. 633-644, Oct. 1986.
[10] V. K. Agarwal, "Multiple fault detection in programmable logic arrays,"IEEE Trans. Comput., vol. C-29, pp. 518-522, June 1980.
[11] K. S. Ramanatha and N. N. Biswas, "A design for testability of undetectable crosspoint faults in programmable logic arrays,"IEEE Trans. Comput., vol. C-32, pp. 551-557, June 1983.
[12] S. M. Reddy and D. S. Ha, "A new approach to the design of testable PLA's,"IEEE Trans. Comput., vol. C-36, pp. 201-211, Feb. 1987.
[13] H. Fujiwara and K. Kinoshita, "A design of programmable logic arrays with universal test sets,"IEEE Trans. Comput., vol. C-30, pp. 823-828, Nov. 1981.
[14] J. P. Roth, W. G. Bouricius, and P. R. Schneider, "Programmed algorithms to compute tests to detect and distinguish between failures in logic circuits,"IEEE Trans. Electron. Comput., vol. EC-16, pp. 567-579, Oct, 1967.
[15] N. Ishiura, H. Yasuura, and S. Yajima, "High-speed logic simulation on Vector processors,"IEEE Trans. Comput.-Aided Design, vol. CAD-6, May 1987.
[16] D. L. Ostapko, Z. Barzilai, and G. M. Silberman, "Fast fault simulation in a parallel processing environment," inProc. Int. Test Conf., Washington, DC, Sept. 1987.
[17] F. Darema and G. F. Pfister, "Multipurpose parallelism for VLSI CAD on the RP3,"IEEE Design Test Comput., vol. 4, pp. 19-27, Oct. 1987.
[18] F. Daremaet al., "A single-program-multiple-data computational model for EPEX Fortran," IBM Res. Rep. RC 11552, Yorktown Heights, NY, Oct. 1986.
[19] D. J. Kuck,The Structure of Computers and Computations, vol. 1. New York: Wiley, 1978.
[20] B. Liu and N. Strother, "Peak vector performance from VS Fortran," IBM Res. Rep. RC 12849, June 1987.
[21] P. Bose, "Heuristic, rule-based program transformations for enhanced vectorization," submitted for publication; available as IBM Res. Rep. RC 13472, Yorktown Heights, NY, Jan. 1988.
[22] K. Hwang, "Partitioned matrix algorithms for VLSI arithmetic systems,"IEEE Trans. Comput., vol. C-31, pp. 1215-1224, Dec. 1982.
[23] R. M. Russel, "The CRAY-1 computer system,"Commun. ACM, vol. 21, no. 1, pp. 63-72, Jan. 1978.
[24] Several papers on the IBM 3090 system, architecture and performance,IBM Syst. J., vol. 25, pp. 4-82, 1986.
[25] G. F. Pfisteret al., "The RP3 Research Parallel Processor Prototype (RP3): Introduction and architecture," inProc. Int. Conf. Parallel Processing, Aug. 1985, pp. 764-771.
[26] R. Galivanche and S. M. Reddy, "A parallel PLA minimization program," inProc. 24th ACM/IEEE Design Automat. Conf., 1987, pp. 600-607.
[27] P. Bose, "Fast fault simulation and test generation for PLAs in a parallel processing environment," IBM Res. Rep. RC 13343, Dec. 1987.
[28] S. Winograd,Arithmetic Complexity of Computations. Philadelphia: SIAM Press, 1980; second printing 1986.

Index Terms:
parallel implementation; logic/fault simulation; VLSI; array logic; vector parallel; logic arrays; logic CAD; parallel processing.
Citation:
P. Bose, "A Novel Technique for Efficient Parallel Implementation of a Classical Logic/Fault Simulation Problem," IEEE Transactions on Computers, vol. 37, no. 12, pp. 1569-1577, Dec. 1988, doi:10.1109/12.9734
Usage of this product signifies your acceptance of the Terms of Use.