This Article 
 Bibliographic References 
 Add to: 
Modular Decomposition of Combinatorial Multiple-Values Circuits
October 1988 (vol. 37 no. 10)
pp. 1293-1301
A decomposition approach to the modular design of multiple-valued logic functions is discussed. Systematic procedures to utilize a fixed set of building blocks from which an arbitrary function can be designed are illustrated. The building blocks are composed of T gates (multiplexers). The first step is the partitioning of all logic functions into classes. Representative building blocks for each

[1] G. Epstein, G. Frieder, and D. C. Rine, "The development of multiple-valued logic as related to computer science,"Computer, vol. 7, pp. 20-32, Sept. 1974.
[2] Z. G. Vranesic, "Multiple-valued logic: An introduction and overview,"IEEE Trans. Comput., vol. C-26, pp. 1181-1182, Dec. 1977.
[3] J. A. Ginzer and J. T. Butler, "Multiple-valued logic: 1974-1978-- Survey and analysis," inProc. 9th Int. Symp. Multiple-Valued Logic, Bath, England, May 1979, pp. 1-13.
[4] D. C. Rine, Ed.,Computer Science and Multiple-Valued Logic, Theory and Applications, New York: North-Holland, 1979 and 1984.
[5] A. S. Wojcik and K. Y. Fang, "On the design of three-valued asynchronous modules,"IEEE Trans. Comput., vol. C-29, pp. 889- 898, Oct. 1980.
[6] Z. G. Vranesic and K. C. Smith, "Engineering aspects of multivalued logic systems,"Computer, vol. 7, pp. 34-41, Sept. 1974.
[7] R. Keyes, "The evolution of digital electronics towards VLSI,"IEEE J. Solid-State Circuits, vol. SC-14, pp. 193-201, Apr. 1979.
[8] K. C. Smith, "The prospects for multivalued logic: A technology and applications view,"IEEE Trans. Comput., vol. C-30, pp. 619-634, Sept. 1981.
[9] T. T. Dao, "Recent multivalued circuits," inProc. IEEE COMPCON Spring 1981, Jan. 1981, pp. 194-203.
[10] Z. G. Vranesic and V. C. Hamacher, "Ternary logic in parallel multipliers,"Computer J., vol. 15, pp. 254-258, 1972.
[11] A. D. Friedman and P. R. Menon,Theory and Design of Switching Circuits, Rockville, MD: Computer Science Press, 1975.
[12] T. R. Blakeslee,Digital Design with Standard MSI and LSI. New York: Wiley, 1975.
[13] W. D. Becher,Logical Design Using Integrated Circuits, Rochelle Park, NJ: Hayden, 1977.
[14] K. Y. Fang and A. S. Wojcik, "An approach to the modular design of multiple-valued logic functions," inProc. 12th Int. Symp. Multiple-Valued Logic, Paris, France, May 1982, pp. 260-266.
[15] K. Y. Fang, "An approach to the modular design of multiple-valued functions," Ph.D. dissertation, Dep. Comput. Sci., Illinois Instit. Technol., Dec. 1982.
[16] K. Y. Fang and A. S. Wojcik, "Synthesis of multiple-valued logic functions based on a modular design approach," inProc. 13th Int. Symp. Multiple-Valued Logic, Kyoto, Japan, May 1983, pp. 397- 407.
[17] R. L. Ashenhurst, "The decomposition of switching functions," Harvard Comput. Lab., Bell Lab. Rep. BL-1(II), 1952.
[18] H. A. Curtis,A New Approach to the Design of Switching Circuits, New York: Van Nostrand, 1962.
[19] K. M. Waliuzzaman and Z. G. Vranesic, "On decomposition of multiple-valued switching functions,"Computer J., vol. 13, pp. 359- 362, 1970.
[20] S. Thelliez,Introduction to the Study of Ternary Switching Structures, New York: Gordon and Breach Science, 1973.
[21] J. T. Butler, "On the number of functions realized by cascades and disjunctive networks,"IEEE Trans. Comput., vol. C-24, pp. 681- 690, July 1975.
[22] D. L. Dietmeyer,Logic Design of Digital Systems. Boston, MA: Allyn and Bacon, 1979.
[23] D. M. Miller and J. C. Muzio, "Two-place decomposition and the synthesis of many-valued switching circuits," inProc. 6th Int. Symp. Multiple-Valued Logic, Logan, UT, May 1976, pp. 164-168.
[24] T. Higuchi and M. Kameyama, "Synthesis of multiple-valued logic networks based on tree-type universal logic modules,"IEEE Trans. Comput., vol. C-26, pp. 1297-1302, Dec. 1977.
[25] M. Kameyama and T. Higuchi, "Synthesis of optimalT-gate networks in multiple-valued logic," inProc. 9th Int. Symp. Multiple-Valued Logic, Bath, England, May 1979, pp. 260-266.
[26] S. L. Hurst, "Multiple-valued logic-Its status and its future,"IEEE Trans. Comput., vol. C-33, pp. 1160-1179, Dec. 1984.
[27] W. C. Kabat and A. S. Wojcik, "Automated synthesis of combinational logic using theorem-proving techniques,"IEEE Trans. Comput., vol. C-34, pp. 610-632, July 1985.
[28] H. L. Kuo and K. Y. Fang, "Multiple-valued programmable logic array and its application in modular design," inProc. 15th Int. Symp. Multiple-Valued Logic, Kingston, Ont., Canada, May 1985, pp. 10- 18.

Index Terms:
modular decomposition; combinatorial multiple-values circuits; logic functions; multiplexers; optimization; ternary functions; combinatorial circuits; many-valued logics.
K.-Y. Fang, A.S. Wojcik, "Modular Decomposition of Combinatorial Multiple-Values Circuits," IEEE Transactions on Computers, vol. 37, no. 10, pp. 1293-1301, Oct. 1988, doi:10.1109/12.5993
Usage of this product signifies your acceptance of the Terms of Use.