This Article 
 Bibliographic References 
 Add to: 
Design of Self-Checking Sequential Machines
October 1988 (vol. 37 no. 10)
pp. 1280-1284
The authors present the design of self-checking sequential machines using standard memory elements, i.e. D, T, or JK flip-flops. The design approach involves cascading the three parts of a sequential machine, i.e. excitation, memory elements, and the output circuit. Parity is used to detect and transmit errors from one part to the next. The conditions for testing D, T, and JK flip-flops and for

[1] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIPS, Edinburgh, Scotland, Aug. 1968, pp. 878-883.
[2] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Univ. Illinois, Urbana, Tech. Rep. R-527, Coordinated Science Lab., 1971.
[3] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits formout-of-ncodes,"IEEE Trans. Comput., pp. 263-269, Mar. 1973.
[4] W. C. Carter, A. B. Wadia, and D. C. Jessep, "Implementation of checkable, acyclic automata by morphic Boolean functions," inProc. Symp. Comput. Automata, Polytechnic Institute of Brooklyn, Apr. 1971.
[5] W. C. Carter, A. B. Wadia, and D. C. Jessep, "Computer error control by testable morphic functions--A way of removing hardcore," inProc. Int. Symp. Fault Tolerant Comput., June 1972, pp. 154-159.
[6] W. C. Carter, "Theory and use of checking circuits," IBM Info. Tech. Rep. 20, Computer System Reliability, 1974.
[7] W. C. Carteret al., "Design techniques for modular architecture for reliable computer systems (MARCS)," IBM Space Systems Center, Huntsville, AL, Rep. 70-208-0002, pp. 1-52 to 1-72, 1-100 to 1-142, Mar. 1970.
[8] M. Diaz and J. M. De Souza, "Design of self-checking microprogrammed controls," inProc. Int. Symp. Fault Tolerant Comput., June 1975, pp. 137-142.
[9] R. C. De Vries, "Sufficient conditions for self-checking sequential circuits," inDig. Papers, Govern. Microcircuit Appl. Conf. (GOMAC), Nov. 1978, pp. 445-448.
[10] S. Dhawan, "Design of self-checking iterative networks and sequential machines," Ph.D. dissertation, Univ. New Mexico, pp. 11-16 and 27- 30, May 1983.

Index Terms:
error detection; error transmission; self-checking sequential machines; design; memory elements; flip-flops; excitation; flip-flops; sequential machines.
S. Dhawan, R.C. De Vries, "Design of Self-Checking Sequential Machines," IEEE Transactions on Computers, vol. 37, no. 10, pp. 1280-1284, Oct. 1988, doi:10.1109/12.5989
Usage of this product signifies your acceptance of the Terms of Use.