This Article 
 Bibliographic References 
 Add to: 
On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays
October 1988 (vol. 37 no. 10)
pp. 1273-1280
A novel VLSI design for a pipeline Reed-Solomon decoder is presented. The transform decoding technique used in a previous study is replaced by a time-domain algorithm through a detailed comparison of their VLSI implementations. An architecture that implements the time-domain algorithm permits efficient pipeline processing with reduced circuitry. Erasure correction capability is also incorporate

[1] H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen, and I. S. Reed, "A VLSI design of a pipeline Reed-Solomon decoder,"IEEE Trans. Comput., vol. C-34, May 1985.
[2] R. P. Brent and H. T. Kung, "Systolic VLSI arrays for polynomial GCD computations," Dep. Comput. Sci., Carnegie-Melon Univ., Pittsburgh, PA, Rep., 1982.
[3] H. M. Shao, T. K. Truong, J. S. Hsu, L. J. Deutsch, and I. S. Reed, "A single chip VLSI Reed-Solomon decoder," Jet Propulsion Lab. TDA Progress Rep. 42-84, Oct.-Dec. 1985.
[4] I. S. Reed, T. K. Truong, and R. L. Miller, "Decoding of BCH and RS codes with errors and erasures using continued fractions,"Electron. Lett., July 1979.
[5] W. L. Eastman, private communication, MITRE Corp., Apr. 1986.
[6] R. J. McEliece,The Theory of Information and Coding. Reading, MA: Addison-Wesley, 1977.
[7] E. R. Berlekamp, "Bit-serial Reed-Solomon encoders,"IEEE Trans. Inform. Theory, vol. IT-28, pp. 869-874, Nov. 1982.

Index Terms:
erasure correction; Euclid algorithm; VLSI design; pipeline Reed-Solomon decoder; systolic arrays; transform decoding technique; time-domain algorithm; multiplexing technique; cellular arrays; decoding; VLSI.
H.M. Shao, I.S. Reed, "On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays," IEEE Transactions on Computers, vol. 37, no. 10, pp. 1273-1280, Oct. 1988, doi:10.1109/12.5988
Usage of this product signifies your acceptance of the Terms of Use.