This Article 
 Bibliographic References 
 Add to: 
Totally Self-Checking Checkers with Separate Internal Fault Indication
October 1988 (vol. 37 no. 10)
pp. 1206-1213
The design of a novel class of totally self-checking (TSC) checkers with two separate output indications E/sub N/ and F/sub N/ is described. F/sub N/ is independent of input errors and indicates internal faults only. On the other hand, the output E/sub N/ indicates input errors as well as a small number of internal faults. This design technique, while improving the maintainability of the TSC ne

[1] J. L. A. Hughes, E. J. McCluskey, and D. J. Lu, "Design of totally self-checking comparators with an arbitrary number of inputs,"IEEE Trans. Comput., vol. C-33, pp. 546-550, June 1984.
[2] W. C. Carteret al., "Logic design for dynamic and interactive recovery,"IEEE Trans. Comput., vol. C-20, pp. 1300-1305, Nov. 1971.
[3] W. C. Carter, A. B. Wadia, and J. C. Jessep, "Implementation of checkable acyclic automata by morphic Boolean functions," inProc. Symp. Comput. Automata, Polytechnic Institute of Brooklyn, Apr. 1971, pp. 465-482.
[4] Y. Crouzet and B. Deconty, "Measurement of fault detection mechanisms efficiency: Results," inProc. 12 Int. Symp. Fault Tolerant Comput., 1982, pp. 373-376.
[5] W. C. Carter and C. E. McCarthy, "Implementation of an experimental fault-tolerant memory system,"IEEE Trans. Comput., vol. C-25, pp. 557-568, June 1976.
[6] J. P. Roth, W. C. Bouricious, and P. R. Schneider, "Programmed algorithm to computer tests to detect and distinguish between failures in logic circuits,"IEEE Trans. Comput., vol. C-16, pp. 567-580, Oct. 1976.
[7] A. D. Falkoff and K. E. Iverson, "APL/360: User's manual," IBM Research Center, Yorktown Heights, NY, 1968.
[8] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inIFIP Congr. 68, vol. 2, Edinburgh, Scotland, 1968, pp. 878-883.
[9] D. A. Anderson and G. Metze, "Design of totally self checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[10] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Coordinated Science Lab. Rep. R-527m, Univ. Illinois, Urbana, Oct. 1971.
[11] S. Kolupaev, "Cascade structure in totally self-checking networks," inProc. 7 Int. Symp. Fault Tolerant Comput., 1977, pp. 150-154.
[12] N. Gaitanis, "The design of TSC error C/D circuits for SEC/DED codes,"IEEE Trans. Comput., vol. 37, pp. 258-265, Mar. 1988.
[13] N. Gaitanis, "The design of TSC N-modular redundancy systems," inProc. Second Int. Conf. Supercomput., May 1987.
[14] D. C. Bossen, D. L. Ostapko, and A. M. Patel, "Optimum test patterns for parity networks," inProc. AFIPS 1970 Fall Joint Comput. Conf., Houston, TX, vol. 37, 1970, pp. 63-68.
[15] M. Abadi and L. Lamport, "The existence of refinement mappings," inProc. 3rd IEEE Symp. Logic Comput. Sci. (LICS'88), 1988, pp. 165-175.
[16] D. K. Pradhan, "A new class of error correcting/detecting codes for fault-tolerant computer aplications,"IEEE Trans. Comput., vol. C- 29, pp. 471-481, June 1980.

Index Terms:
totally self-checking checkers; separate internal fault indication; design technique; fault; functional circuit; algebraic approach; two-element Boolean algebra; self-checking operator blocks; fault location; logic testing.
N. Gaitanis, "Totally Self-Checking Checkers with Separate Internal Fault Indication," IEEE Transactions on Computers, vol. 37, no. 10, pp. 1206-1213, Oct. 1988, doi:10.1109/12.5982
Usage of this product signifies your acceptance of the Terms of Use.