This Article 
 Bibliographic References 
 Add to: 
An Architecture for a Video Rate Two-Dimensional Fast Fourier Transform Processor
September 1988 (vol. 37 no. 9)
pp. 1145-1148
A description of an architecture capable of computing two-dimensional fast Fourier transforms on a 256*256 pixel image at a rate of 30 images per second is presented. The architecture consists of a small number of basic building blocks which may be repeated to yield any desired performance. To achieve video rate performance, 16 butterfly processors, arranged as four coupled clusters of four pro

[1] E. E. Swartzlander, Jr. and G. Hallnor, "Frequency-domain digital filtering with VLSI," inVLSI and Modern Signal Processing, S. Y. Kung, H. J. Whitehouse, and T. Kailath, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 349-359.
[2] G. F. Taylor, R. H. Steinvorth, and J. F. McDonald, "An architecture for a wafer scale integration video rate two dimensional fast Fourier transform processor," inProc. IEEE ICCD, Oct. 1984, pp. 623-628.
[3] R. Klahn, R. R. Shively, F. Gomez, and M. J. Gilmartin, "The timesaver: FFT hardware,"Electronics, pp. 92-97, June 24, 1968.
[4] M. J. Corinthios, "A time-series analyzer," inProc. Symp. Comput. Processing Commun., Apr. 1969, pp. 47-61.
[5] M. J. Corinthios, "The design of a class of fast Fourier transform computers,"IEEE Trans. Comput., vol. C-20, pp. 92-97, June 1971.
[6] M. J. Corinthios, "A fast Fourier transform for high-speed signal processing,"IEEE Trans. Comput., vol. C-20, pp. 843-846, Aug. 1971.
[7] M. J. Corinthios, K. C. Smith, and J. I. Yen, "A parallel radix-4 fast Fourier transform computer,"IEEE Trans. Comput., vol. C-24, pp. 80-92, Jan. 1975.
[8] K. Hwang,Computer Arithmetic. New York: Wiley, 1979, pp. 391-396.
[9] C. S. Joshi, J. F. McDonald, and R. H. Steinvorth, "A video rate two dimensional FFT processor," inProc. ICASSP 80, Apr. 1980.
[10] M. J. B. Duff, "CLIP4: A large scale integrated array parallel processor," inProc. Third Int. Conf. Pattern Recognition, 1976, pp. 728-733.
[11] K. Batcher, "MPP-A massively parallel processor," inProc. IEEE ICPP, Aug. 1979, p. 249.
[12] F. A. Briggs, K. S. Fu, K. Hwang, and B. W. Wah, "PUMPS architecture for pattern analysis and image database management,"IEEE Trans. Comput., vol. C-31, pp. 943-951, Oct. 1982.
[13] T. Kushner, A. Y. Wu, and A. Rosenfeld, "Image processing on ZMOB,"IEEE Trans. Comput., vol. C-31, DD. 943-951, Oct. 1982.
[14] L. R. Rabiner and B. Gold,Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
[15] M. C. Pease, "An adaptation of the fast Fourier transform for parallel processing,"J. ACM, vol. 15, pp. 252-264, 1968.

Index Terms:
video rate; fast Fourier transform processor; architecture; fast Fourier transforms; video rate performance; butterfly processors; parallelism; pipelining; computer architecture; computerised picture processing; fast Fourier transforms; parallel architectures; pipeline processing.
G.F. Taylor, R.H. Steinvorth, J.F. McDonald, "An Architecture for a Video Rate Two-Dimensional Fast Fourier Transform Processor," IEEE Transactions on Computers, vol. 37, no. 9, pp. 1145-1148, Sept. 1988, doi:10.1109/12.2269
Usage of this product signifies your acceptance of the Terms of Use.