This Article 
 Bibliographic References 
 Add to: 
An Analysis of Vector Startup Access Delays
September 1988 (vol. 37 no. 9)
pp. 1134-1137
In a multiport memory access vector processor such as the CRAY X-MP, the numbering of section (lines) relative to bank numbering affects the delay characteristics of vector memory accesses. The author examines numberings which affect the vector startup delay. It has been shown previously that section numberings now associated with the X-MP-4 reduced the steady-state section delays of randomly c

[1] P. M. Kogge,The Architecture of Pipelined Computers. New York: McGraw-Hill, 1981.
[2] T. Cheung and J. E. Smith, "An analysis of the CRAY X-MP memory system," inProc. 1984 Int. Conf. Parallel Processing, Bellaire, MI, Aug. 21-24, 1984, pp. 494-505.
[3] D. A. Calahan, "Memory conflict simulation of a many-processor CRAY architecture, Part I: A CRAY X-MP study," Rep. SARL 6, Dep. Elec. Eng. Comput. Sci., Univ. Michigan, Apr. 1985.
[4] Cray Research, Inc.,Cray X-MP Series Mainframe Reference Manual, HR-0032, Nov. 1982.
[5] W. Oed and O. Lange, "On the effective bandwidth of interleaved memories in vector processing systems,"IEEE Trans. Comput., vol. C-34, no. 10, pp. 949-957, Oct. 1985.
[6] T. Cheung and J. E. Smith, "A simulation study of the CRAY X-MP memory system,"IEEE Trans. Computers, vol. C-35, pp. 613-622, July 1986.

Index Terms:
multiport; memory access; vector processor; CRAY X-MP; vector memory accesses; vector startup delay; X-MP-4; startup delays; parallel processing; performance evaluation; storage management.
D.A. Calahan, "An Analysis of Vector Startup Access Delays," IEEE Transactions on Computers, vol. 37, no. 9, pp. 1134-1137, Sept. 1988, doi:10.1109/12.2266
Usage of this product signifies your acceptance of the Terms of Use.