This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design of Self-Checking Iterative Networks
September 1988 (vol. 37 no. 9)
pp. 1121-1125
The relevant definitions are given and a model of self-checking iterative network is presented. A general combinational circuit was developed that is totally self-checking and can detect an error on the input code lines and transmit the error to the output code lines. Thus, an error generated in a cell is transmitted from cell to cell until the last cell is reached. The error, and fault that ge

[1] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIPS, Edinburgh, Scotland, Aug. 1968, pp. 878-883.
[2] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Univ. Illinois, Urbana, Tech. Rep. R-527, Coordinated Sci. Lab., 1971.
[3] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., pp. 263-269, Mar. 1973.
[4] W. C. Carter, A. B. Wadia, and D. C. Jessep, "Implementation of checkable, acyclic automata by morphic Boolean functions," inProc. Symp. Comput. Automata, Polytechnic Instit. Brooklyn, Apr. 1971.
[5] W. C. Carter, A. B. Wadia, and D. C. Jessep, "Computer error control by testable morphic functions-A way of removing hardcore," inProc. Int. Symp. Fault Tolerant Comput., June 1972, pp. 154-159.
[6] W. C. Carter, "Theory and use of checking circuits," IBM Inform. Tech. Rep. 20, Comput. Syst. Reliability, 1974.
[7] W. C. Carteret al, "Design techniques for modular architecture for reliable computer systems (MARCS)," IBM Space Syst. Center, Huntsville, AL, Rep. 70-208-0002, Mar. 1970, pp. 1-52 to 1-72, 1- 100 to 1-142.
[8] S. G. Kolupaev, "Cascade structure in totally self-checking networks," inProc. Int. Symp. Fault Tolerant Comput., 1977, pp. 150-154.
[9] S. Dhawan, "Design of self-checking iterative networks and sequential machines," Ph.D. dissertation, Univ. New Mexico, May 1983, pp. 33-36.
[10] S. C. Lee,Digital Circuits and Logic Design. Englewood Cliffs, NJ: Prentice-Hall, pp. 389-395.
[11] J. Khakbaz and E. J. McCluskey, "Self-testing embedded parity checkers,"IEEE Trans. Comput., vol. C-33, pp.753-756, Aug. 1984.

Index Terms:
self-checking; iterative network; combinational circuit; error; redundancy; combinatorial circuits; error detection; iterated switching networks.
Citation:
S. Dhawan, R.C. De Vries, "Design of Self-Checking Iterative Networks," IEEE Transactions on Computers, vol. 37, no. 9, pp. 1121-1125, Sept. 1988, doi:10.1109/12.2263
Usage of this product signifies your acceptance of the Terms of Use.