This Article 
 Bibliographic References 
 Add to: 
Test Scheduling and Control for VLSI Built-in Self-Test
September 1988 (vol. 37 no. 9)
pp. 1099-1109
The test scheduling problem for equal length and unequal length tests for VLSI circuits using built-in self-test (BIST) has been modeled. A hierarchical model for VLSI circuit testing is introduced. The test resource sharing model from C. Kime and K. Saluja (1982) is employed to exploit the potential parallelism. Based on this model, very efficient suboptimum algorithms are proposed for definin

[1] C. Kime and K. Saluja, "Test scheduling in testable VLSI circuits," inProc. Int. Symp. Fault-Tolerant Comput., Santa Monica, CA, June 1982, pp. 406-412.
[2] IEEE Design and Test of Computers, vol. 2, Apr. 1985.
[3] B. Konemann, J. Mucha, and G. Zwielhoff, "Built-in logic block observation techniques," inProc. Int. Test Conf., Cherry Hill, NJ, Oct. 1979, pp. 37-44.
[4] M. Abadir and M. Breuer, "Constructing optimal test schedules for VLSI circuits having built-in test hardware," inProc. Int. Symp. Fault-Tolerant Comput., Ann Arbor, MI, June 1985, pp. 165-170.
[5] R. Grimaldi,Discrete and Combinatorial Mathematics-An Applied Introduction. Reading, MA: Addison-Wesley, 1985, pp. 141- 145.
[6] Z. Kohavi,Switching and Finite Automata Theory, 2nd ed. New York: McGraw-Hill, 1978, pp. 28, 333-347.
[7] S. Hassan and E. McCluskey, "Increased fault coverage through multiple signatures," inProc. Int. Symp. Fault-Tolerant Comput., Orlando, FL, June 1984, pp. 354-359.
[8] G. Craig and C. Kime, "Determining parallel test schedules for VLSI built-in test," Tech. Rep. ECE-84-23, Dep. Elec. Comput. Eng., Univ. Wisconsin-Madison, Sept. 1984.
[9] M. Swamy and K. Thulasiraman,Graphs, Networks, and Algorithms. New York: Wiley, 1981.
[10] A. Krasniewski and A. Albicki, "Automatic design of exhaustively self-testing chips with BILBO modules," inProc. Int. Test Conf., Philadelphia, PA, Nov. 1985, pp. 362-371.
[11] A. Shneider, "Classification analysis of heuristic algorithms for graph coloring,"Cybernetics, vol. 20, pp. 484-492, 1984.
[12] R. Sedmark, "Implementation techniques for self-verification," inProc. Int. Test Conf., Cherry Hill, NJ, Oct. 1980, pp. 267-278.
[13] R. Treuer, H. Fujiwara, and V. Agarwal, "Implementing a built-in self-test PLA,"IEEE Design Test, vol. 2, pp. 37-48, Apr. 1985.
[14] K. Saluja and J. Upadhyaya, "A built-in self-test PLA design with extremely high fault coverage," inProc. IEEE Int. Conf. Comput. Design, Port Chester, NY, Oct. 1986, pp. 596-599.
[15] R. Sedmak and H. Liebergot, "Fault-tolerance of a general purpose computer implemented by very large scale integration,"IEEE Trans. Comput., vol. C-29, pp. 492-500, June 1980.
[16] A. S. Tanenbaum,Computer Networks, Englewood Cliffs, NJ: Prentice-Hall, 1981.
[17] J. Beausang and A. Albicki, "Towards determining an optimal test control line distribution scheme for a self-testable chip," Tech. Rep. EL-86-04, Dep. Elec. Eng., Univ. Rochester, Rochester, NY, Mar. 1986.
[18] K. Saluja, C. Kime, and G. Craig, "Design of control for scheduling tests in testable VLSI circuits," Tech. Rep. EE8540, Dep. Elec. Comput. Eng., Univ. Newcastle, New South Wales, Australia, 1985.

Index Terms:
VLSI; built-in self-test; test scheduling; BIST; hierarchical model; test resource sharing; suboptimum algorithms; equal length test; unequal length test; algorithm performance; automatic testing; integrated circuit testing; scheduling; VLSI.
G.L. Craig, C.R. Kine, K.K. Saluja, "Test Scheduling and Control for VLSI Built-in Self-Test," IEEE Transactions on Computers, vol. 37, no. 9, pp. 1099-1109, Sept. 1988, doi:10.1109/12.2260
Usage of this product signifies your acceptance of the Terms of Use.