This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design and Analysis of Dynamic Redundancy Networks
September 1988 (vol. 37 no. 9)
pp. 1019-1029

[1] G. B. Adams, D. P. Agrawal, and H. J. Siegel, "A survey and comparison of fault-tolerant multistage interconnection networks,"IEEE Comput. Mag., vol. 20, pp. 14-27, June 1987.
[2] G. B. Adams III and H. J. Siegel, "The extra stage cube: A fault- tolerant interconnection network for supersystems,"IEEE Trans. Comput., vol. C-31, pp. 443-454, May 1982.
[3] G. B. Adams III and H. J. Siegel, "Modifications to improve the fault-tolerance of extra stage cube interconnection network," inProc. 1984 Int. Conf. Parallel Processing, Aug. 1984, pp. 169-173.
[4] D. P. Agrawal and D. Kaur, "Fault tolerant capabilities of redundant multistage interconnection networks," inProc. 1983 Real-Time Syst. Symp., Dec. 1983, pp. 119-127.
[5] I. A. Baqai and T. Lang, "Reliability aspects of the Illiac IV computer," inProc. 1976 Int. Conf. Parallel Processing, Aug. 1976, pp. 123-131.
[6] G. H. Barnes, "Design and validation of a connection network for many-processor multiprocessor systems," inProc. 1980 Int. Conf. Parallel Processing, Aug. 1980, pp. 79-80.
[7] K. E. Batcher, "The flip network in STARAN," inProc. 1976 Int. Conf. Parallel Processing, Aug. 1976, pp. 65-71.
[8] K. E. Batcher, "STARAN series E," inProc. 1977 Int. Conf. Parallel Processing, Aug. 1977, pp. 140-143.
[9] J. Beetem, M. Denneau, and D. Weingarten, "The GF11 supercomputer," inProc. Int. Symp. Comput. Architecture, 1985, pp. 108-115.
[10] L. Ciminiera and A. Serra, "A fault-tolerant connecting network for multiprocessor systems," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 113-122.
[11] W. Crowther, J. Goodhue, E. Starr, R. Thomas, W. Milliken, and T. Blackadar, "Performance measurements on a 128-node butterfly parallel processor," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 531-540.
[12] N. J. Davis IV, W. T.-Y. Hsu, and H. J. Siegel, "Fault location techniques for distributed control interconnection networks,"IEEE Trans. Comput.pp. 902-910, Oct. 1985.
[13] J. B. Dennis, G. A. Boughton, and C. K. L. Leung, "Building blocks for data flow prototypes," inProc. 7th Symp. Comput. Architecture, May 1980, pp. 1-8.
[14] D. M. Dias and J. R. Jump, "Augmented and prunedNlogNmultistage networks: Topology and performance," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 10-11.
[15] T-Y. Feng and Q. Zhang, "Fault diagnosis of multistage interconnection networks with four valid states," inProc. 5th Int. Conf. Distributed Comput. Syst., May 1985, pp. 218-226.
[16] M. J. Flynn, "Very high-speed computing systems,"Proc. IEEE, vol. 54, pp. 1901-1909, Dec. 1966.
[17] M. A. Franklin, "VLSI performance comparison of banyan and crossbar communication networks,"IEEE Trans. Comput., vol. C-30, pp. 283-291, Apr. 1981.
[18] L. R. Goke and G. J. Lipovski, "Banyan networks for partitioning multiprocessor systems," inProc. 1st Annu. Symp. Comput. Architecture, Dec. 1973, pp. 21-28.
[19] A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir, "The NYU Ultracomputer--Designing an MIMD shared memory parallel computer,"IEEE Trans. Comput., vol. C-32, pp. 175-189, Feb. 1983.
[20] V. P. Kumar and S. M. Reddy, "Design and analysis of fault-tolerant multistage interconnection networks with low link complexity," inProc. 12th Int. Symp. Comput. Architecture, June 1985, pp. 376- 386.
[21] D. H. Lawrie, "Access and alignment of data in an array processor,"IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
[22] C-T. Lea, "A load-sharing banyan network," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 317-324.
[23] J. E. Lilienkamp, D. H. Lawrie, and P-C. Yew, "A fault-tolerant interconnection network using error correcting codes," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 123-125.
[24] J. Maeng, "Self-diagnosis of multistage network-based computer systems," inProc. 1983 Int. Fault-Tolerant Comput. Symp., June 1983, pp. 324-331.
[25] M. Malek and W. W. Myre, "A description method of interconnection networks,"Distributed Processing Quarterly, IEEE Computer Society Tech. Comm. Distributed Processing Newsletter, vol. 1, pp. 1-6, Feb. 1981.
[26] W. C. McDonald and J. M. Williams, "The advanced data processing testbed,"COMPSAC, pp. 346-351, Mar. 1978.
[27] R. J. McMillen and H. J. Siegel, "Performance and fault tolerance improvements in the inverse augmented data manipulator network," inProc. 9th Annu. Symp. Comput. Architecture, Apr. 1982, pp. 63-72.
[28] R. J. McMillen and H. J. Siegel, "Evaluation of cube and data manipulator networks,"J. Parallel Distributed Comput., vol. 2, pp. 79-107, Feb. 1985.
[29] Y-W. Ng and A. Avizienis, "ARIES-An automated reliability estimation system for redundant digital structure," inProc. 1977 Reliability Maintainability Symp., Jan. 1977, pp. 108-113.
[30] K. Padmanabhan and D. H. Lawrie, "A class of redundant path multi-stage interconnection networks,"IEEE Trans. Comput., vol. C-32, pp. 1099-1108, Dec. 1983.
[31] K. Padmanabhan and D. H. Lawrie, "Fault tolerance schemes in shuffle-exchange type interconnection networks," inProc. 1983 Int. Conf. Parallel Processing, Aug. 1983, pp. 71-75.
[32] M. C. Pease III, "The indirect binaryn-cube microprocessor array,"IEEE Trans. Comput., vol. C-26, pp. 458-473, May 1977.
[33] G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss, "The IBM research parallel processor prototype (RP3): Introduction and architecture," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 764-771.
[34] C. S. Raghavendra and A. Varma, "INDRA: A class of interconnection networks with redundant paths," inProc. 1984 Real-Time Syst. Symp., Dec. 1984, pp. 153-164.
[35] S. M. Reddy and V. P. Kumar, "On fault-tolerant multistage interconnection networks," inProc. 1984 Int. Conf. Parallel Processing, Aug. 1984, pp. 155-164.
[36] J. P. Shen and J. P. Hayes, "Fault tolerance of a class of connecting networks," inProc. 7th Annu. Symp. Comput. Architecture, 1980, pp. 61-71.
[37] K. G. Shin and Y. H. Lee, "Analysis of the impact of error detection on computer performance," inProc. 1983 Int. Fault-Tolerant Comput. Symp., June 1983, pp. 356-359.
[38] H. J. Siegel, "Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,"IEEE Trans. Comput., vol. C-26, pp. 153-161, Feb. 1977.
[39] H. J. Siegel, "The theory underlying the partitioning of permutation networks,"IEEE Trans. Comput., vol. C-29, pp. 791-801, Sept. 1980.
[40] H. J. Siegel,Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies. Lexington, MA: Lexington Books, 1985.
[41] H. J. Siegel and R. J. McMillen, "The multistage cube: A versatile interconnection network,"Computer, vol. 14, pp. 65-76, Dec. 1981.
[42] H. J. Siegel, T. Schwederski, J. T. Kuehn, and N. J. Davis IV, "An overview of the PASM parallel processing system," inComputer Architecture, D. D. Gajski, V. M. Milutinovic, H. J. Siegel, and B. P. Furht, Eds. Washington, DC: IEEE Computer Society Press, 1987, pp. 387-407.
[43] H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller, Jr., H. E. Smalley, Jr., and S. D. Smith, "PASM: A partitionable SIMD/MIMD system for image processing and pattern recognition,"IEEE Trans. Comput., vol. C-30, pp. 934-947, Dec. 1981.
[44] D. P. Siewiorek and R. S. Swarz,The Theory and Practice of Reliable System Design. Bedford, MA: Digital, 1982, pp. 17-62.
[45] S. Thanawastien and V. P. Nelson, "Interference analysis of shuffle/exchange networks,"IEEE Trans. Comput., vol. C-30, pp. 545- 556, Aug. 1981.
[46] N.-F. Tzeng, P.-C. Yew, and C.-Q. Zhu, "A fault-tolerant scheme for multistage interconnection networks," inProc. 12th Int. Symp. Comput. Architecture, June 1985, pp. 368-375.
[47] C-L. Wu and T-Y. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, pp. 694-702, Aug. 1980.
[48] C-L. Wu, T-Y. Feng, and M-C. Lin, "Star: A local network system for real-time management of imagery data,"IEEE Trans. Comput., vol. C-31, pp. 923-933, Oct. 1982.

Citation:
M. Jeng, H.J. Siegel, "Design and Analysis of Dynamic Redundancy Networks," IEEE Transactions on Computers, vol. 37, no. 9, pp. 1019-1029, Sept. 1988, doi:10.1109/12.2253
Usage of this product signifies your acceptance of the Terms of Use.