
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
F.U. Rosenberger, C.E. Molnar, T.J. Chaney, T.P. Fang, "QModules: Internally Clocked DelayInsensitive Modules," IEEE Transactions on Computers, vol. 37, no. 9, pp. 10051018, September, 1988.  
BibTex  x  
@article{ 10.1109/12.2252, author = {F.U. Rosenberger and C.E. Molnar and T.J. Chaney and T.P. Fang}, title = {QModules: Internally Clocked DelayInsensitive Modules}, journal ={IEEE Transactions on Computers}, volume = {37}, number = {9}, issn = {00189340}, year = {1988}, pages = {10051018}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.2252}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  QModules: Internally Clocked DelayInsensitive Modules IS  9 SN  00189340 SP1005 EP1018 EPD  10051018 A1  F.U. Rosenberger, A1  C.E. Molnar, A1  T.J. Chaney, A1  T.P. Fang, PY  1988 KW  testability; Qmodules; internally clocked; delayinsensitive; QSYN; CMOS realization; testing; asynchronous sequential logic; CMOS integrated circuits; integrated logic circuits; logic design; logic testing; sequential circuits. VL  37 JA  IEEE Transactions on Computers ER   
[1] T. J. Chaney and C. E. Molnar, "Anomalous behavior of synchronizers and arbiter circuits,"IEEE Trans. Comput., vol. C22, pp. 421422, Apr. 1973.
[2] T. J. Chaney, "Measured flipflop responses to marginal triggering,"IEEE Trans. Comput., vol. C32, pp. 12071209, Dec. 1983.
[3] D. M. Chapiro, "Globallyasynchronous locallysynchronous systems," STANCS841026, Dep. Comput. Sci., Stanford Univ., Stanford, CA 94305, Oct. 1984.
[4] W. A. Clark and C. E. Molnar, "Macromodular computer systems," inComputers in Biomedical Research, Vol. IV, B. Waxman and R. Stacey, Eds. New York: Academic, 1974, pp. 4585.
[5] M. Golubitsky and D. G. Schaeffer,Singularities and Groups in Bifurcation Theory. New York: SpringerVerlag, 1985.
[6] Z. Kohavi,Switching and Finite Automata Theory, 2nd ed. New York: McGrawHill, 1978.
[7] W. Lim and J. R. Cox, Jr., "Clocks and the performance of synchronizers,"Proc. IEE, vol. 130, pp. 5764, Mar. 1983.
[8] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: AddisonWesley, 1980, pp. 150152.
[9] R. E. Miller,Switching Theory: Vol. II: Sequential Circuits and Machines. New York: NY, Wiley, 1965.
[10] C. E. Molnar, T. P. Fang and F. U. Rosenberger, "Synthesis of delayinsensitive modules," inProc. 1985 Chapel Hill Conf. VLSI, Chapel Hill, NC, May 1517, 1985, pp. 6786.
[11] M. Pechoucek, "Anomalous response times of input synchronizers,"IEEE Trans. Comput., vol. C25, pp. 133139, Feb. 1976.
[12] M. Rem, J. L. A. Snepscheut, and J. T. Udding, "Trace theory and the definition of hierarchical components," inProc. Third Caltech Conf. Very Large Scale Integration, Pasadena, CA, Jan. 1983.
[13] C. L. Seitz, "System timing," inIntroduction to VLSI Systems, C. Mead and L. Conway, Eds. Reading, MA: Addison, Wesley, 1980, ch. 7.
[14] M. J. Stucki, S. M. Ornstein, and W. A. Clark, "Logical design of macromodules,"AFIPS Proc., vol. 30,Spring Joint Comput. Conf., 1967, pp. 357364.
[15] M. J. Stucki and J. R. Cox, Jr., "Synchronization strategies," inProc. Caltech Conf. VLSI, Pasadena, CA, Jan. 1979, pp. 375393.
[16] J. T. Udding, "A formal model for defining and classifying delayinsensitive circuits and systems,"Distributed Comput., vol. 1, pp. 197204, 1986.
[17] S. H. Unger,Asynchronous Sequential Switching Theory. New York: Wiley, 1969.
[18] T. W. Williams and K. P. Parker, "Design for testabilityA survey,"IEEE Trans. Comput., vol. C31, pp. 215, Jan. 1982; also inProc. IEEE, vol. 71, pp. 98112, Jan. 1983.