This Article 
 Bibliographic References 
 Add to: 
Integer Multiplication and Division on the HP Precision Architecture
August 1988 (vol. 37 no. 8)
pp. 980-990
In recent years, many architectural design efforts have focused on maximizing performance for frequently executed, simple instructions. The authors describe how a small set of primitive instructions combined with what is considered careful frequency analysis and clever programming allows the Hewlett-Packard (HP) Precision Architecture integer multiplication and division implementation to provid

[1] J. S. Birnbaum and W. S. Worley, Jr., "Beyond RISC: High-precision architecture," Hewlett-Packard J., vol. 36, Aug. 1985.
[2] A. D. Booth, "A Signed binary multiplication technique,"Quart. J. Mech. Appl. Math., vol. IV, pt. 2, pp. 236-240, 1951.
[3] D. W. Clark and H. M. Levy, "Measurement and analysis of instruction use in the VAX-11/780," inProc. 9th Annu. Symp. Comput. Architecture, Austin, TX, Apr. 1982, pp. 9-17.
[4] D. S. Coutant, C. L. Hammond, and J. W. Kelley, "Compilers for the new generation of Hewlett-Packard computers,"Hewlett-Packard J., vol. 37, Jan. 1986.
[5] "A simple design may pay off big for Hewlett-Packard,"Electron., pp. 39-47, Mar. 3, 1981.
[6] J. C. Gibson, "The Gibson mix," Rep. TR 00.2043, IBM Syst. Develop. Div., Poughkeepsie, NY, 1970.
[7] J. Hennessy et al., "Hardware/Software Trade-offs in Cache Design,"Symp. Architectural Support Programming Languages and Operating Systems, IEEE CS Press, Los Alamitos, CA, Order No. 1,936, 1989, pp. 2-11.
[8] Precision Architecture and Instruction Reference Manual, Hewlett-Packard Co., HP Part 09740-90014, Nov. 1986.
[9] J. C. Huck, "Comparative analysis of computer architectures," Stanford Ph.D. dissertation, Stanford, CA, Mar. 1983.
[10] N. Jouppi, "MIPS II--Multiplication and division features," EE392C Final Rep., Stanford Univ., June 1981.
[11] D. E. Knuth,The Art of Computer Programming, Vol. 2, Seminumerical Algorithms. Reading, MA: Addison-Wesley, 1981.
[12] J. A. Lukes, "HP precision architecture performance analysis,"Hewlett-Packard J., vol. 37, Aug. 1986.
[13] D. J. Magenheimeret al., "Integer multiplication and division on the HP precision architecture," inProc. Second Int. Conf. Architectural Support for Programming Languages Oper. Syst., Palo Alto, CA, Oct. 5-8, 1987, pp. 90-99.
[14] M. J. Mahonet al., "Hewlett-Packard precision architecture: The processor,"Hewlett-Packard J., vol. 37, Aug. 1986.
[15] C. J. Neuhauser, "Instruction stream monitoring of the PDP-11," Stanford Univ., Dep. Elec. Eng., Comput. Syst. Lab., Tech. Note 156, May 1979.
[16] D. A. Patterson, and C. H. Sequin, "A VLSI RISC,"Computer, vol. 15, pp. 8-21, Sept. 1982.
[17] D. A. Patterson, and C. H. Sequin, "RISC watch"Comput. Architecture News, vol. 12, pp. 11- 19, Mar. 1984.
[18] D. A. Patterson, "Reduced instruction set computers,"Commun. ACM, vol. 28, pp. 8-21, Jan. 1985.
[19] G. Radin, "The 801 Minicomputer,"Proc. Symp. Architectural Support for Programming Languages and Operating Systems, Association for Computing Machinery, New York, Mar. 1982, pp. 39-47.
[20] L. J. Shustek, "Analysis and performance of computer instruction sets," Ph.D. dissertation, Stanford Univ. May, 1977.
[21] R. E. Sweet and J. G. Sandman, Jr., "Empirical analysis of the mesa instruction set," inProc. Symp. Architectural Support for Programming Languages and Oper. Syst., Palo Alto, CA, Mar. 1982, pp. 158-166.
[22] M. J. Flynn and S. Waser,Introduction to Arithmetic for Digital Systems Designers. CBS College Publishing, 1982, pp. 215-222.

Index Terms:
integer division; HP Precision Architecture; frequency analysis; programming; Hewlett-Packard; integer multiplication; performance; computer architecture; digital arithmetic; Hewlett Packard computers.
D.J. Magenheimer, L. Peters, K.W. Pettis, D. Zuras, "Integer Multiplication and Division on the HP Precision Architecture," IEEE Transactions on Computers, vol. 37, no. 8, pp. 980-990, Aug. 1988, doi:10.1109/12.2248
Usage of this product signifies your acceptance of the Terms of Use.